* build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/o3-timing passed.
* build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/inorder-timing
passed.
* build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/simple-atomic passed.
*
I don't think so. update_refs/UPDATE_REFS is used to replace the
expected regression outputs, so that shouldn't have any impact on
actually running the regressions. If that's not right somebody please
speak up.
Gabe
On 02/28/11 18:32, nathan binkert wrote:
Do the regression scripts need to be
changeset 265202bbac87 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=265202bbac87
description:
Ruby: Mention that Ruby's bound checking option only applies to Ruby.
diffstat:
src/mem/ruby/SConsopts | 3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
diffs
changeset cf1afc88070f in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=cf1afc88070f
description:
SCons: Separately label the global non-sticky options.
The global sticky options were being printed with a heading, and then
the
global nonsticky options
How can I test whether or not functional accesses to the memory are
working correctly? Do we have some regression test for this?
Thanks
Nilay
___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev
Hi Nilay,
I would suggest a few different tests. The first one would be to run a simple
binary under Alpha SE mode using Ruby. You should first observe a bunch of
functional accesses that initialize memory and then (if I recall correctly)
dynamic accesses will load the TLB. After passing
Hi Nilay,
I don't know if there is a regression for it, but the M5 utility
(./util/m5/) sets up functional accesses to memory. For instance, in FS, if
you specify an rcS script to fs.py and call
% /sbin/m5 readfile
from the command line of the simulated system, it will read the specified
rcS
The m5 memtester supports functional accesses (there's a percent_functional
parameter on the MemTest object). I don't know if anyone's run the
memtester with Ruby though. Seems like it should work.
Steve
On Tue, Mar 1, 2011 at 8:39 AM, Joel Hestness hestn...@cs.utexas.eduwrote:
Hi Nilay,
I
I forgot that the memtester includes functional accesses. That is a good
suggestion, especially when it comes to testing the situations where Ruby can't
satisfy the functional access due to contention with timing accesses.
The memtester does run with Ruby (it actually runs every night in the
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/505/
---
Review request for Default.
Summary
---
At a couple of places in
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/505/#review921
---
Ship it!
- Brad
On 2011-03-01 13:31:45, Nilay Vaish wrote:
Hi Nilay,
In the future, feel free to directly check in these sort of minor bug fixes.
Thanks,
Brad
-Original Message-
From: m5-dev-boun...@m5sim.org [mailto:m5-dev-boun...@m5sim.org]
On Behalf Of Nilay Vaish
Sent: Tuesday, March 01, 2011 1:32 PM
To: Nilay Vaish; Default
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/529/
---
Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and Nathan
changeset 2e1ee8ec6266 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=2e1ee8ec6266
description:
Ruby: Fix DPRINTF bugs in PerfectSwitch and MessageBuffer
At a couple of places in PerfectSwitch.cc and MessageBuffer.cc,
DPRINTF()
has not been provided
changeset 77ee9ad2e113 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=77ee9ad2e113
description:
X86: Mark prefetches as such in their instruction and request flags.
diffstat:
src/arch/x86/isa/microops/ldstop.isa | 4 +++-
1 files changed, 3 insertions(+), 1
changeset 53c2d9b1c15d in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=53c2d9b1c15d
description:
X86: Mark IO reads and writes as non-speculative.
diffstat:
src/arch/x86/isa/insts/general_purpose/input_output/general_io.py | 12 ++-
changeset 0dcd19617556 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=0dcd19617556
description:
X86: Update stats for the x86 o3 hello world regression.
diffstat:
tests/quick/00.hello/ref/x86/linux/o3-timing/simout| 6 +-
changeset 906864dd0937 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=906864dd0937
description:
Spelling: Fix the a spelling error by changing mmaped to mmapped.
There may not be a formally correct spelling for the past tense of
mmap, but
mmapped is
18 matches
Mail list logo
