What filetype are you editing the `.sv` files as?
--
Reply to this email directly or view it on GitHub:
https://github.com/geany/geany/issues/3511#issuecomment-1572914385
You are receiving this because you are subscribed to this thread.
Message ID:
> the package search for Debian or Arch Linux is more friendly and each page
> contains all the necessary information and links. I do not insist, but I have
> always been annoyed by the search for packages for daughter RHEL
> distributions :)
I totally agree, thats why the confused emoji when
Sorry, to generate the final `aentities` table from the list of entities, I
wrote a script, but made a ridiculous mistake in it.
The script in my comment has been updated.
@elextr the package search for Debian or Arch Linux is more friendly and each
page contains all the necessary information
SystemVerilog is almost identical syntax to Verilog. It could be quite easy to
support SystemVerilog filetype (.sv) using same rules as Verilog which is
already implemented.
--
Reply to this email directly or view it on GitHub:
https://github.com/geany/geany/issues/3511
You are receiving this
A bit late, but only variables defined with the `const` keyword are shown in
the list:
```julia
const a::Int8 = 3
function f(x)
return 2x
end
```
Both `a` and `f` would appear.
Currently, global (and local) variable assignment are not identified by ctags
(the library that is listing the
