On 2017-07-23 12:26, Jan Kiszka wrote:
> On 2017-07-23 12:26, Nikhil Devshatwar wrote:
>> On Sunday 23 July 2017 03:48 PM, Jan Kiszka wrote:
>>> Hi Nikhil,
>>>
>>> On 2017-07-23 12:15, GitHub wrote:
Branch: refs/heads/wip/gicv3-rework
>>> FYI, this is my current staging branch for the
On 2017-07-23 12:26, Nikhil Devshatwar wrote:
> On Sunday 23 July 2017 03:48 PM, Jan Kiszka wrote:
>> Hi Nikhil,
>>
>> On 2017-07-23 12:15, GitHub wrote:
>>>Branch: refs/heads/wip/gicv3-rework
>> FYI, this is my current staging branch for the ESPRESSObin. Works in
>> UP-mode so far. Will
On Sunday 23 July 2017 03:48 PM, Jan Kiszka wrote:
Hi Nikhil,
On 2017-07-23 12:15, GitHub wrote:
Branch: refs/heads/wip/gicv3-rework
FYI, this is my current staging branch for the ESPRESSObin. Works in
UP-mode so far. Will explode in a minute in Travis CI when building
GICv3 on 32-bit
Hi Nikhil,
On 2017-07-23 12:15, GitHub wrote:
> Branch: refs/heads/wip/gicv3-rework
FYI, this is my current staging branch for the ESPRESSObin. Works in
UP-mode so far. Will explode in a minute in Travis CI when building
GICv3 on 32-bit ARM...
Jan
--
You received this message because you
Branch: refs/heads/wip/gicv3-rework
Home: https://github.com/siemens/jailhouse
Commit: d9567de045fac0f10555a784c48892a3e9b09125
https://github.com/siemens/jailhouse/commit/d9567de045fac0f10555a784c48892a3e9b09125
Author: Nikhil Devshatwar' via Jailhouse
Branch: refs/heads/next
Home: https://github.com/siemens/jailhouse
Commit: efbf1f64ceaeac42a64b2109b6b3a9cdbc6d4065
https://github.com/siemens/jailhouse/commit/efbf1f64ceaeac42a64b2109b6b3a9cdbc6d4065
Author: Jan Kiszka
Date: 2017-07-23 (Sun, 23 Jul
From: Jan Kiszka
So far, all SoCs provide us IRQ 27 as timer interrupt. Let's see if
there will ever be a difference, but it will remain the minority for
quite a while then.
Signed-off-by: Jan Kiszka
---
inmates/lib/arm/include/mach.h | 10
From: Jan Kiszka
On GICv3 systems, match against this interrupt controller in order to
hook up the virtual PCI host controller.
Signed-off-by: Jan Kiszka
---
driver/pci.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/driver/pci.c
Here you could state that all register accesses are valid for both arm
and arm64 - provided you checked that they are.
Jan
On 2017-07-20 11:19, 'Nikhil Devshatwar' via Jailhouse wrote:
> Signed-off-by: Nikhil Devshatwar
> ---
> inmates/lib/arm-common/Makefile.lib | 1 +
>
Even if obvious for the writer, a commit log is always welcome. This one
could state that it prepares for reuse on arm64 but will not work yet.
On 2017-07-20 11:19, 'Nikhil Devshatwar' via Jailhouse wrote:
> Signed-off-by: Nikhil Devshatwar
> ---
>
On 2017-07-23 09:54, Devshatwar, Nikhil wrote:
>>> This series is an attempt to get jailhouse working on systems with
>>> 64bit CPUs and non GIC v3 (non v2 compatible)
>>>
>>> With my half knowledge, I have tried to get a few things working.
>>> I might have fixed one and broke ten others.
>>>
11 matches
Mail list logo