On 03-02-16, 07:52, Viresh Kumar wrote:
> > My overall impression here is that the code changes make sense. Some
> > details need to be improved (like the concurrent ->store for governor
> > tunables pointed out by Juri).
The next version is ready with some improvements, will send it once
you
On Wed, Feb 03, 2016 at 12:28:49PM +0100, Ingo Molnar wrote:
>
> * Mel Gorman wrote:
>
> > Changelog since v3
> > o Force enable stats during profiling and latencytop
> >
> > Changelog since V2
> > o Print stats that are not related to schedstat
> > o Reintroduce a
Since we handle FIFOs and endpoint separately, using variable named 'ep'
in context of FIFO is misleading, hence we rename it to 'fifo'.
Signed-off-by: Robert Baldyga
---
drivers/usb/dwc2/gadget.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git
As kill_all_requests() potentially flushes TX FIFO, we should should
free FIFO after calling it. Otherwise FIFO could stay unflushed properly.
Signed-off-by: Robert Baldyga
---
drivers/usb/dwc2/gadget.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff
Since FIFO is always freed in dwc2_hsotg_ep_disable(), ep->fifo_index
is always 0 in dwc2_hsotg_ep_enable(), hence code inside if() block is
never executed.
Signed-off-by: Robert Baldyga
---
drivers/usb/dwc2/gadget.c | 13 +
1 file changed, 1 insertion(+), 12
Hi,
On Wed, Feb 3, 2016 at 10:14 AM, Zhu Guihua wrote:
>
> On 01/25/2016 02:12 PM, Tang Chen wrote:
>>
>> Hi Rafael, Len,
>>
>> Would you please help to review the ACPI part of this patch-set ?
>
>
> Can anyone help to review this?
I'm planning to look into this more
Hi Viresh,
>
> What I can suggest is:
> - Move this directory inside cpuX/cpufreq/ directory, in a similar way
> as to how we create 'stats' directory today.
> - You can then get policy->cpu, to get chip->id out of it.
> - The only disadvantage here is that the same chip directory will be
>
On Wed, 03 Feb 2016 12:39:31 +0100,
Takashi Iwai wrote:
>
> On Wed, 03 Feb 2016 10:41:14 +0100,
> Takashi Iwai wrote:
> >
> > On Wed, 03 Feb 2016 10:35:14 +0100,
> > Takashi Iwai wrote:
> > >
> > > On Wed, 03 Feb 2016 09:57:50 +0100,
> > > Dmitry Vyukov wrote:
> > > >
> > > > Hello,
> > > >
>
Signed-off-by: Jason A. Donenfeld
---
lib/vsprintf.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/lib/vsprintf.c b/lib/vsprintf.c
index 1b1b1c8..85e6645 100644
--- a/lib/vsprintf.c
+++ b/lib/vsprintf.c
@@ -1189,7 +1189,7 @@ char *ip6_addr_string_sa(char
On Wed 03-02-16 14:19:05, Sergei Shtylyov wrote:
> Hello.
>
> On 2/2/2016 11:19 PM, Michal Hocko wrote:
>
> >From: Michal Hocko
> >
> >which is uses the same fast path as __down_write except it falls back to
>
>s/is//. Same typo (?) in the other patches...
Thanks will fix
On Wed, Feb 03, 2016 at 03:44:41AM +, Paul Burton wrote:
> When an unsupported reloc is encountered in a module, we currently
> blindly branch to whatever would be at its entry in the reloc handler
> function pointer arrays. This may be NULL, or if the unsupported reloc
> has a type greater
From: Linus Torvalds
> Sent: 02 February 2016 20:45
> On Tue, Feb 2, 2016 at 12:32 PM, Hannes Frederic Sowa
> wrote:
> >
> > Unfortunately we never transfer a scm_cookie via the skbs but merely use it
> > to initialize unix_skb_parms structure in skb->cb and destroy it
On Wed, Feb 3, 2016 at 1:28 PM, Matt Fleming wrote:
> On Wed, 03 Feb, at 11:40:45AM, Ingo Molnar wrote:
>>
>> So I kind of agree. Memory is almost never measured in marketing bytes, we
>> should
>> simply output KB/MB/GB/TB/PB/EB like the rest of the memory management
On Tue, Feb 02, 2016 at 10:21:51PM +0100, Krzysztof Adamski wrote:
> H3 has additional PIO controller similar to what we can find on A23.
> It's a 12 pin port, described in H3 Datasheet rev 1.1, pages 345-350.
>
> Signed-off-by: Krzysztof Adamski
Acked-by: Maxime Ripard
Introduce function returning endpoint of given index in active altsetting
of specified interface. It's intended to be used in set_alt() callback
to obtain endpoints of currently selected altsetting.
Signed-off-by: Robert Baldyga
---
drivers/usb/gadget/composite.c | 33
Generate descriptors in new format and attach them to USB function in
prep_descs(). Implement prep_vendor_descs() to supply class specific
descriptors. Change set_alt() implementation and implement clear_alt()
operation. Remove boilerplate code.
Signed-off-by: Robert Baldyga
As we don't need distinction between interface descriptors for different
speeds, we can remove some amount of unnecessary code. Additionally we
simplify configfs interface of UVC function.
Signed-off-by: Robert Baldyga
---
drivers/usb/gadget/function/f_uvc.c| 60
Generate descriptors in new format and attach them to USB function in
prep_descs(). Implement prep_vendor_descs() to supply class specific
descriptors. Change set_alt() implementation and implement clear_alt()
operation. Get rid of get_alt() callback, as now USB_REQ_GET_INTERFACE
is handled
As we have automatic endpoint state handling it's no longer needed.
Signed-off-by: Robert Baldyga
---
drivers/usb/gadget/function/u_serial.c | 16
1 file changed, 16 deletions(-)
diff --git a/drivers/usb/gadget/function/u_serial.c
Generate descriptors in new format and attach them to USB function in
prep_descs(). Change set_alt() implementation and implement clear_alt()
operation. Remove boilerplate code.
Signed-off-by: Robert Baldyga
---
drivers/usb/gadget/function/f_mass_storage.c | 91
Generate descriptors in new format and attach them to USB function in
prep_descs(). Implement prep_vendor_descs() to supply class specific
descriptors. Change set_alt() implementation and implement clear_alt()
operation. Remove boilerplate code. Change USB request lifetime
management - now it's
On Mon, Feb 01, 2016 at 02:03:51PM +, Will Deacon wrote:
> On Fri, Jan 29, 2016 at 10:25:52PM +0100, Eric Auger wrote:
> > On 01/29/2016 08:33 PM, Alex Williamson wrote:
> > >>> We know that x86 handles MSI vectors specially, so there is some
> > >>> hardware that helps the situation. It's
Generate descriptors in new format and attach them to USB function in
prep_descs(). Change set_alt() implementation and implement clear_alt()
operation. Remove unnecessary boilerplate code.
Call usb_config_do_bind() in legacy gadget zero, because it uses
usb_add_config_only() instead of
On 03/02/16 11:56, David Herrmann wrote:
> However, with Hannes' revised patch, a different DoS attack against
> dbus-daemon is possible. Imagine a peer that receives batches of FDs,
> but never dequeues them. They will be accounted on the inflight-limit
> of dbus-daemon, as such causing messages
Hi,
I am reposting the whole patchset on top of mmotm with the previous
version of the patchset reverted for an easier review. The series
applies cleanly on top of the current Linus tree as well.
The previous version was posted
On Wed, Feb 3, 2016 at 8:15 AM, Takashi Iwai wrote:
> On Tue, 02 Feb 2016 22:59:49 +0100,
> Dmitry Vyukov wrote:
>>
>> On Mon, Feb 1, 2016 at 12:55 PM, Takashi Iwai wrote:
>> > On Mon, 01 Feb 2016 12:31:20 +0100,
>> > Dmitry Vyukov wrote:
>> >>
>> >> Hello,
>> >>
>>
This driver add support to the new Atmel QSPI controller embedded into
sama5d2x SoCs. It expects a NOR memory to be connected to the QSPI
controller.
Signed-off-by: Cyrille Pitchen
Acked-by: Nicolas Ferre
---
drivers/mtd/spi-nor/Kconfig
Before this patch, m25p80_read() supported few SPI protocols:
- regular SPI 1-1-1
- SPI Dual Output 1-1-2
- SPI Quad Output 1-1-4
On the other hand, all other m25p80_*() hooks only supported SPI 1-1-1.
However once their Quad mode enabled, Micron and Macronix spi-nor memories
expect all commands
On Wednesday 03 February 2016 13:24:10 Zubair Lutfullah Kakakhel wrote:
>
> Bitfields for both endians are used and handled by mips.
> Mainly used by cavium.
>
> As this is a cavium driver, would it be acceptable?
>
> Or should I replace with the following.
>
> v =
rtc_regmap should be used to access all RTC registers instead
of parent regmap regardless of what chip or property have it.
This makes the register access uniform and extendible for other
chips.
Signed-off-by: Laxman Dewangan
CC: Krzysztof Kozlowski
Allow the pch_phub driver to be build on MIPS platforms, in preparation
for its use on the MIPS Boston board.
Signed-off-by: Paul Burton
---
Changes in v2: None
drivers/misc/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git
Allow the ptp_pch driver to be built on MIPS platforms in preparation
for use on the MIPS Boston board.
Signed-off-by: Paul Burton
Acked-by: Richard Cochran
---
Changes in v2: None
drivers/ptp/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1
From: Dan Carpenter
"uci" is an element of the ucode_cpu_info[] array, it can't be NULL.
Signed-off-by: Dan Carpenter
Cc: Paul Gortmaker
Cc: kernel-janit...@vger.kernel.org
Cc: x86-ml
Link:
From: Borislav Petkov
Hi,
here are a bunch of patches untangling the loader dependency from
BLK_DEV_INITRD and fixing the builtin microcode loading on Intel. So
we're basically supporting two early-loading methods, one is the builtin
microcode in the kernel (CONFIG_EXTRA_FIRMWARE)
Introduce support for generating Flattened Image Tree images containing
the kernel & platform-specific configuration such as a device tree
binary. The FIT format is supported by U-Boot and has a number of
advantages over the older legacy uImage format:
- It includes device tree binaries inside
Add support for the MIPS Boston development board. Boston is an
FPGA-based development board akin to the much older Malta board. As such
it's very configurable, but in broad terms it's built around a Xilinx
FPGA running a MIPS core & other logic, and 3 Xilinx PCIe root ports -
one of which is
From: Borislav Petkov
It is supplied by pr_fmt already.
Signed-off-by: Borislav Petkov
---
arch/x86/kernel/cpu/microcode/amd.c | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/arch/x86/kernel/cpu/microcode/amd.c
From: Borislav Petkov
Add some text and an example to Documentation/x86/early-microcode.txt
explaining how to build in microcode.
Signed-off-by: Borislav Petkov
---
Documentation/x86/early-microcode.txt | 25 +
1 file changed, 25
From: Borislav Petkov
We do parse for the disable microcode loader chicken bit very early.
After the driver merge, the __setup() param parsing method is not needed
anymore so get rid of it.
In addition, fix a compiler warning from an old SLES11 gcc (4.3.4)
reported by Jan Beulich
From: Borislav Petkov
Thomas Voegtle reported that doing oldconfig with a .config which has
CONFIG_MICROCODE enabled but BLK_DEV_INITRD disabled prevents the
microcode loading mechanism from being built.
So untangle it from the BLK_DEV_INITRD dependency so that oldconfig
doesn't
Commit-ID: ca0e30dcaa53a3fcb2dfdf74252d30bc40603eea
Gitweb: http://git.kernel.org/tip/ca0e30dcaa53a3fcb2dfdf74252d30bc40603eea
Author: Ard Biesheuvel
AuthorDate: Mon, 1 Feb 2016 22:06:58 +
Committer: Ingo Molnar
CommitDate: Wed, 3 Feb
From: Borislav Petkov
Set the initrd @start depending on the presence of an initrd. Otherwise,
builtin microcode loading doesn't work as the start is wrong and we're
using it to compute offset to the microcode blobs.
Signed-off-by: Borislav Petkov
Cc:
Commit-ID: 1bb6936473c07b5a7c8daced1000893b7145bb14
Gitweb: http://git.kernel.org/tip/1bb6936473c07b5a7c8daced1000893b7145bb14
Author: Ard Biesheuvel
AuthorDate: Mon, 1 Feb 2016 22:07:00 +
Committer: Ingo Molnar
CommitDate: Wed, 3 Feb
Introduce support for retrieving the PHY reset GPIO from device tree,
which will be used on the MIPS Boston development board. This requires
support for probe deferral in order to work correctly, since the order
of device probe is not guaranteed & typically the EG20T GPIO controller
device will be
The MIPS Boston development board uses the Intel EG20T Platform
Controller Hub, including its gigabit ethernet controller, and requires
that its RTL8211E PHY be reset much like the Minnow platform. Pull the
PHY reset GPIO handling out of Minnow-specific code such that it can be
shared by later
Allow the pch_gbe driver to be built on MIPS platforms, in preparation
for its use on the MIPS Boston board.
Signed-off-by: Paul Burton
---
Changes in v2: None
drivers/net/ethernet/oki-semi/pch_gbe/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff
The Minnow PHY reset GPIO is set to 0 to enter reset & 1 to leave reset
- that is, it is an active low GPIO. In order to allow for the code to
be made more generic by further patches, indicate to the GPIO subsystem
that the GPIO is active low & invert the values it is set to such that
they reflect
On the MIPS Boston development board, the EG20T MAC does not report
receiving the RX clock from the (RGMII) RTL8211E PHY unless the PHY is
reset at the same time as the MAC. Since the pch_gbe driver resets the
MAC a number of times - twice during probe, and when taking down the
network interface -
This series has been extracted from an earlier larger series adding
support for the Imagination Technologies MIPS Boston development board.
The current version of that series without these patches included can be
found here:
http://marc.info/?l=linux-mips=145449909110835=2
This series is
On Wed 03-02-16 09:10:16, Ingo Molnar wrote:
>
> * Michal Hocko wrote:
>
> > From: Michal Hocko
> >
> > x86 implementation of __down_write is using inline asm to optimize the
> > code flow. This however requires that it has go over an additional hop
> > for
On 03-02-16, 13:42, Rafael J. Wysocki wrote:
> > +static ssize_t governor_show(struct kobject *kobj, struct attribute *attr,
> > +char *buf)
> > +{
> > + struct dbs_data *dbs_data = to_dbs_data(kobj);
> > + struct governor_attr *gattr = to_gov_attr(attr);
>
On Wed, 3 Feb 2016 11:12:09 +0100
Ingo Molnar wrote:
> * Peter Zijlstra wrote:
>
> > On Mon, Feb 01, 2016 at 05:38:09PM -0500, Steven Rostedt wrote:
> >
> > > Regardless of this final patch, what do you think of the first three? I
> > > can send them
This patch is only a transitional one. It concludes the series of patches
to select op codes and protocols by manufacturer.
Signed-off-by: Cyrille Pitchen
---
drivers/mtd/spi-nor/spi-nor.c | 53 ++-
1 file changed, 37
This is a transitional patch which let us set the number of dummy clock
cycles by manufacturer.
More patches will follow by manufacturer to actually configure the
relevant number of dummy clock cycles following the dedicated procedure.
For instance, some manufacturers like Spansion configure the
This patch documents the DT bindings for the driver of the Atmel QSPI
controller embedded inside sama5d2x SoCs.
Signed-off-by: Cyrille Pitchen
Acked-by: Rob Herring
Acked-by: Nicolas Ferre
---
From: Gustavo Padovan
Inform userspace how many fences are in the sync_fence_info field.
Signed-off-by: Gustavo Padovan
---
drivers/staging/android/sync.c | 2 ++
drivers/staging/android/uapi/sync.h | 2 ++
2 files
Hi Mike,
On Wed, 2016-02-03 at 01:57 +0300, Alexey Brodkin wrote:
> Hi Vineet,
>
> On Tue, 2016-02-02 at 18:36 +0300, Alexey Brodkin wrote:
> > Hi Vineet,
> >
> > On Tue, 2016-02-02 at 19:59 +0530, Vineet Gupta wrote:
> > > Hi Alexey,
> > >
> > > On Tuesday 02 February 2016 06:45 PM, Alexey
On Sat, Jan 30, 2016 at 10:48:02AM +0800, Xishi Qiu wrote:
Hi Mark,
>
> Thanks for your reply. Maybe I didn't express it clearly, sorry for it.
>
> The abstract process is the following:
> 1. do not create a large block, use 4kb for all of the memory(regardless of
> performance).
>
(re-sending because Mike's email @ti is no longer valid)
Hi Mike,
On Wed, 2016-02-03 at 01:57 +0300, Alexey Brodkin wrote:
> Hi Vineet,
>
> On Tue, 2016-02-02 at 18:36 +0300, Alexey Brodkin wrote:
> > Hi Vineet,
> >
> > On Tue, 2016-02-02 at 19:59 +0530, Vineet Gupta wrote:
> > > Hi Alexey,
>
On Tue, Feb 02, 2016 at 09:46:36PM -0800, Andy Lutomirski wrote:
> virtio_ring currently sends the device (usually a hypervisor)
> physical addresses of its I/O buffers. This is okay when DMA
> addresses and physical addresses are the same thing, but this isn't
> always the case. For example,
This patch adds drm_bridge driver for parade DSI to eDP bridge chip.
Signed-off-by: Jitao Shi
---
Changes since v8:
- Change ps8640_regw to ps8640_write_bytes
- Fine tune ps8640 power squence
- Cache the panel edid avoid power on ps8640 every ps8640_get_modes
-
On 03/02/16 00:35, Kenneth Westfield wrote:
On Mon, Feb 01, 2016 at 09:28:28AM -0800, Srinivas Kandagatla wrote:
diff --git a/sound/soc/qcom/lpass-platform.c
b/sound/soc/qcom/lpass-platform.c
index a6dce1b..bfc9de6 100644
--- a/sound/soc/qcom/lpass-platform.c
+++
On 03/02/16 00:35, Kenneth Westfield wrote:
On Mon, Feb 01, 2016 at 09:27:59AM -0800, Srinivas Kandagatla wrote:
diff --git a/sound/soc/qcom/lpass-platform.c
b/sound/soc/qcom/lpass-platform.c
index 4aeb8e1..a6dce1b 100644
--- a/sound/soc/qcom/lpass-platform.c
+++
On Wednesday 03 February 2016 08:55:22 Gregory CLEMENT wrote:
> >>
> >> diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms
> >> index 21074f674bde..7da341f7b90d 100644
> >> --- a/arch/arm64/Kconfig.platforms
> >> +++ b/arch/arm64/Kconfig.platforms
> >> @@ -1,5 +1,11 @@
> >>
Do not leave page locked (and RCU read side locked) when
return from workingset_activation() due to disabled memcg
or page not being a page_memcg().
Signed-off-by: Sergey Senozhatsky
---
mm/workingset.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff
On 3 February 2016 at 10:43, Ingo Molnar wrote:
>
> * Matt Fleming wrote:
>
>> From: Ard Biesheuvel
>>
>> The UEFI spec allows Runtime Services to be invoked with interrupts
>> enabled. The only reason we were disabling
* Peter Zijlstra wrote:
> On Mon, Feb 01, 2016 at 05:38:09PM -0500, Steven Rostedt wrote:
>
> > Regardless of this final patch, what do you think of the first three? I
> > can send them as a separate series, just to get more of the SCHED_DEBUG
> > code into debug.c.
>
>
Commit-ID: b1447a54f5b41eaf1cc469d9bd3834caa2ff9afb
Gitweb: http://git.kernel.org/tip/b1447a54f5b41eaf1cc469d9bd3834caa2ff9afb
Author: Namhyung Kim
AuthorDate: Fri, 22 Jan 2016 11:22:41 -0300
Committer: Arnaldo Carvalho de Melo
CommitDate: Tue, 26
Commit-ID: 2eafd410e669c744208f8110940e42caa7d79447
Gitweb: http://git.kernel.org/tip/2eafd410e669c744208f8110940e42caa7d79447
Author: Namhyung Kim
AuthorDate: Thu, 21 Jan 2016 19:13:24 -0300
Committer: Arnaldo Carvalho de Melo
CommitDate: Tue, 26
Commit-ID: cfd92dadc5e830268036efb25ff41618f29c3306
Gitweb: http://git.kernel.org/tip/cfd92dadc5e830268036efb25ff41618f29c3306
Author: Namhyung Kim
AuthorDate: Thu, 21 Jan 2016 19:13:24 -0300
Committer: Arnaldo Carvalho de Melo
CommitDate: Tue, 26
Commit-ID: 8acd3da03c3f6e4e31472c5c73402b95a5d0f6cb
Gitweb: http://git.kernel.org/tip/8acd3da03c3f6e4e31472c5c73402b95a5d0f6cb
Author: Arnaldo Carvalho de Melo
AuthorDate: Mon, 25 Jan 2016 18:01:57 -0300
Committer: Arnaldo Carvalho de Melo
CommitDate:
Commit-ID: 78e6c39b231a8e31e193534fdbe29291b7fd8f37
Gitweb: http://git.kernel.org/tip/78e6c39b231a8e31e193534fdbe29291b7fd8f37
Author: Hemant Kumar
AuthorDate: Thu, 28 Jan 2016 12:03:07 +0530
Committer: Arnaldo Carvalho de Melo
CommitDate:
Commit-ID: 814568db641f6587c1e98a3a85f214cb6a30fe10
Gitweb: http://git.kernel.org/tip/814568db641f6587c1e98a3a85f214cb6a30fe10
Author: Arnaldo Carvalho de Melo
AuthorDate: Fri, 29 Jan 2016 17:51:04 -0300
Committer: Arnaldo Carvalho de Melo
CommitDate:
Commit-ID: 066d3593e1b14690dc1131d50cacbb0b7eb3f160
Gitweb: http://git.kernel.org/tip/066d3593e1b14690dc1131d50cacbb0b7eb3f160
Author: Hemant Kumar
AuthorDate: Thu, 28 Jan 2016 12:03:06 +0530
Committer: Arnaldo Carvalho de Melo
CommitDate:
Commit-ID: d2db9a98c3058a45780f7fcd0cc8584858cf6b29
Gitweb: http://git.kernel.org/tip/d2db9a98c3058a45780f7fcd0cc8584858cf6b29
Author: Wang Nan
AuthorDate: Mon, 25 Jan 2016 09:56:19 +
Committer: Arnaldo Carvalho de Melo
CommitDate: Fri, 29 Jan
Commit-ID: 48deaa74fcdad516a94fe38a4af706747d9e4745
Gitweb: http://git.kernel.org/tip/48deaa74fcdad516a94fe38a4af706747d9e4745
Author: Hemant Kumar
AuthorDate: Thu, 28 Jan 2016 12:03:05 +0530
Committer: Arnaldo Carvalho de Melo
CommitDate:
Commit-ID: 37b20151efe002a4a43532d3791d11d39d080248
Gitweb: http://git.kernel.org/tip/37b20151efe002a4a43532d3791d11d39d080248
Author: Wang Nan
AuthorDate: Mon, 25 Jan 2016 09:56:13 +
Committer: Arnaldo Carvalho de Melo
CommitDate: Fri, 29 Jan
On 2/3/2016 1:32 PM, Paul Burton wrote:
MIPS32 code uses rel-style relocs, and MIPS32r6 modules may include the
R_MIPS_PC16 relocation. We thus need to support R_MIPS_PC16 rel-style
relocations in order to load MIPS32r6 kernel modules. This patch adds
such support, which is similar to the
On 03.02.2016 18:30, Laxman Dewangan wrote:
> To make RTC block of MAX77686/MAX77802 as independent driver,
> move the registration of i2c device, regmap for register access
> and irq_chip for interrupt support inside the RTC driver.
> Removed the same initialisation from MFD driver.
>
> Having
On Wed, 03 Feb, at 11:33:35AM, Ingo Molnar wrote:
>
> * Matt Fleming wrote:
>
> > From: Peter Jones
> >
> > This reformats the GUID definitions in include/linux/efi.h so that if
> > you add another one with the same style, checkpatch won't complain
On Wed, 3 Feb 2016, Christian Borntraeger wrote:
> we want to couple all debugging features with debug_pagealloc_enabled()
> and not with the config option CONFIG_DEBUG_PAGEALLOC.
>
> Suggested-by: David Rientjes
> Signed-off-by: Christian Borntraeger
On 02/03/2016 01:33 AM, Andrew Morton wrote:
> On Thu, 28 Jan 2016 09:27:28 +0100 Andrzej Hajda wrote:
>
>> - use '<= 0' instead of '< 0' to silence gcc verbose warnings,
>> - expand commit message.
>> ---
>> include/linux/err.h | 4 +++-
>> 1 file changed, 3
Hello,
I've observed the following crash on a machine running 3.12.51:
[2711471.041886] Modules linked in: xt_length xt_state xt_pkttype xt_dscp
xt_multiport xt_set(O) ip_set_list_set(O) ip_set_hash_ip(O) ip_set(O)
act_police cls_basic sch_ingress veth dm_snapshot netconsole openvswitch gre
Some platforms such as Surface 3, Surface Pro 1 have broken _LID
that, either _LID returns 'closed' during bootup, or _LID fails
to return the up-to-date lid state to OSPM. This is because
that, on these platforms _LID is implemented by returning a
local variable, which can only be updated by lid
* Ard Biesheuvel wrote:
> > More fundamentally, this makes me nervous:
> >
> > > The UEFI spec allows Runtime Services to be invoked with interrupts
> > > enabled. [...]
> >
> > So what really matters is not what the spec says, but how Windows executes
> > UEFI
Changelog since v3
o Force enable stats during profiling and latencytop
Changelog since V2
o Print stats that are not related to schedstat
o Reintroduce a static inline for update_stats_dequeue
Changelog since V1
o Introduce schedstat_enabled and address Ingo's feedback
o More schedstat-only
The window size used for calculating vm pressure
events was previously fixed at 512 pages. The
window size has a big impact on the rate of notifications
sent off to userspace, in particular when using the
"low" level. On machines with a lot of memory, the
current value may be excessive.
On the
On Wed, 2016-02-03 at 11:33 +0100, Ingo Molnar wrote:
> * Matt Fleming wrote:
>
> > From: Peter Jones
> >
> > This reformats the GUID definitions in include/linux/efi.h so that if
> > you add another one with the same style, checkpatch won't
On Tue 02-02-16 13:46:43, Matthew Wilcox wrote:
> On Tue, Feb 02, 2016 at 09:46:21AM -0800, Dan Williams wrote:
> > What a about a super_operation? That seems the right level, given
> > we're currently doing:
> >
> > inode->i_sb->s_bdev
> >
> > ...it does not seem terrible to instead do:
> >
>
Le 20/01/2016 06:13, Bean Huo 霍斌斌 (beanhuo) a écrit :
>> Message-ID:
>> <6177f7317fe11922e1d1b6dc4548afbaf0ccebdd.1452268345.git.cyrille.
>> pitc...@atmel.com>
>>
>> Content-Type: text/plain
>>
>> This patch remove the micron_quad_enable() function which force the Quad
>> SPI mode. However,
Hi Vinod,
On Tue, Dec 15, 2015 at 6:26 PM, Vinod Koul wrote:
> On Tue, Dec 15, 2015 at 11:48:24AM +0100, Geert Uytterhoeven wrote:
>> On Fri, Jul 10, 2015 at 10:14 AM, Vinod Koul wrote:
>> > On Wed, Jul 08, 2015 at 12:12:52PM +0200, Geert Uytterhoeven
xilinx_pcie_init_port clears the pending interrupts in the interrupt
decode register, but does not clear the interrupt FIFO. This would lead
to spurious interrupts if any were present in the FIFO at probe time.
Clear the interrupt FIFO prior to the interrupt decode register in order
to start with
Add documentation for a devicetree binding for simple memory-mapped
ASCII LCD displays, such as those found on the Imagination Technologies
Boston & Malta development boards.
Signed-off-by: Paul Burton
---
Changes in v2: None
On 02/03/2016 12:44 PM, Vladimir Davydov wrote:
On Wed, Feb 03, 2016 at 10:52:13AM +0300, Dmitry Safonov wrote:
...
diff --git a/mm/slab_common.c b/mm/slab_common.c
index b50aef0..2bfc0b1 100644
--- a/mm/slab_common.c
+++ b/mm/slab_common.c
@@ -451,6 +451,8 @@ EXPORT_SYMBOL(kmem_cache_create);
If an MSI or INTx interrupt is incorrectly triggered with an empty FIFO
then xilinx_pcie_intr_handler will print a warning & skip further
processing. However it did not clear the interrupt in the decode
register, so the same INTX or MSI interrupt would trigger again
immediately even though the
From: Borislav Petkov
Well, it is apparent what it points to - microcode. And since it is the
intel loader, no need for the "_intel" suffix. Use "!" for the 0/NULL
checks, while at it.
No functionality change.
Signed-off-by: Borislav Petkov
---
From: Borislav Petkov
So it is always a head-twister when trying to stare at code which has a
bunch of
struct mc_saved_data *mc_saved_data;
local function variables *and* a global mc_saved_data of the same name.
Rename all locals to "mcs" to differentiate from the global one.
From: Borislav Petkov
Before this, we issued this message from save_microcode_in_initrd()
which is called from free_initrd_mem(), i.e., only when we have an
initrd enabled. However, we can update from builtin microcode too but
then we don't issue the update message.
Fix it by
From: Borislav Petkov
Reflow arguments, sort local variables in reverse christmas tree, kill
"out" label.
No functionality change.
Signed-off-by: Borislav Petkov
---
arch/x86/kernel/cpu/microcode/intel.c | 25 +++--
1 file changed, 11
Commit-ID: 66dbe99cfe30e113d2e571e68b9b6a1a8985a157
Gitweb: http://git.kernel.org/tip/66dbe99cfe30e113d2e571e68b9b6a1a8985a157
Author: Môshe van der Sterre
AuthorDate: Mon, 1 Feb 2016 22:07:03 +
Committer: Ingo Molnar
CommitDate: Wed, 3 Feb 2016
301 - 400 of 2948 matches
Mail list logo