On 08/01/2014 15:21, Boris BREZILLON wrote:
Hello,
This series add the sunxi NFC support with up to 8 NAND chip connected.
I'm still in the early stages drivers development and some key features are
missing, but it's usable (I tested it on the cubietruck board).
Here's what's missing:
- HW
Hi ma haijun,
From hummingbird people only i got source code.
But in my script i dont have any gmac.
Can you tell me which driver need to enabled for gmac.
and is there need to do any change in script.
Kindly suggest me.
Regards
Punith
--
You received this message because you are
lör 2014-01-11 klockan 14:38 +0100 skrev boris brezillon:
During my reasearch regarding the HW ECC and HW randomizer of the Allwinner
NAND flash controller I found this document describing the Altera NAND
flash controller
(which is in turn based on a cadence IP):
суббота, 11 января 2014 г., 7:41:16 UTC+4 пользователь Dmitriy B. написал:
2014/1/11 nils...@gmail.com
accidentally found that A20 *dram.c can work with A10
No news here, dram controllers are the same, please dont try to run dramc
settings from one board on another without checking
Allwinner A20/A31 SoCs have special registers to control / (un)mask /
acknowledge NMI. This NMI controller is separated and independent from GIC.
This patch adds a new irqchip to manage NMI.
Signed-off-by: Carlo Caione carlo.cai...@gmail.com
---
drivers/irqchip/Makefile| 1 +
This patch adds DTS entries for NMI controller as child of GIC.
Signed-off-by: Carlo Caione carlo.cai...@gmail.com
---
arch/arm/boot/dts/sun6i-a31.dtsi | 9 +
arch/arm/boot/dts/sun7i-a20.dtsi | 9 +
2 files changed, 18 insertions(+)
diff --git a/arch/arm/boot/dts/sun6i-a31.dtsi
Added documentation for NMI irqchip.
Signed-off-by: Carlo Caione carlo.cai...@gmail.com
---
.../allwinner,sun67i-sc-nmi.txt| 26 ++
1 file changed, 26 insertions(+)
create mode 100644
lör 2014-01-11 klockan 15:24 +0100 skrev boris brezillon:
1) Even if the block diagram is a bit different you find pretty much the
same
functionnalities
2) The description of how the controller works seems to match what has been
discovered by people working on the NAND driver
On 11/01/2014 15:24, boris brezillon wrote:
On 11/01/2014 15:07, Henrik Nordström wrote:
lör 2014-01-11 klockan 14:38 +0100 skrev boris brezillon:
During my reasearch regarding the HW ECC and HW randomizer of the
Allwinner
NAND flash controller I found this document describing the Altera
Hi Hans,
2014/1/10 Hans de Goede hdego...@redhat.com:
The usb-clk register is special in that it not only contains clk gate bits,
but also has a few reset bits. This commit adds support for this by allowing
gates type sunxi clks to also register a reset controller.
Signed-off-by: Hans de
Hi Hans,
2014/1/10 Hans de Goede hdego...@redhat.com:
From: arokux aro...@gmail.com
I thought this was settled already :) You should use a real name here.
Add register definitions for the usb-clk register found on sun4i, sun5i and
sun7i SoCs.
Signed-off-by: Hans de Goede
My /proc/cpuinfo only shows one CPU. How do I enable second core?
--
Jon Smirl
jonsm...@gmail.com
--
You received this message because you are subscribed to the Google Groups
linux-sunxi group.
To unsubscribe from this group and stop receiving emails from it, send an email
to
lör 2014-01-11 klockan 17:10 +0100 skrev boris brezillon:
for each sector. SEQ bit controls if data ECC is interleaved in the
page or if ECC data is all collected at the end of the page. I.e.
Adjacent or Separate Data and Spare areas.
BTW, do you know where ECC bytes are stored when
This patch will add a basic board support DT for the
LinkSprite pcDuino.
Signed-off-by: Zoltan HERPAI wigy...@uid0.hu
---
arch/arm/boot/dts/Makefile |1 +
arch/arm/boot/dts/sun4i-a10-pcduino.dts | 48 +++
2 files changed, 49 insertions(+), 0
On Sat, Jan 11, 2014 at 11:23:17AM -0500, jonsm...@gmail.com wrote:
My /proc/cpuinfo only shows one CPU. How do I enable second core?
--
Jon Smirl
jonsm...@gmail.com
Do you have cpufreq enabled?
If so, force performance:
echo performance
For system, where you have issues.
Also, you should copy modules from Fedora rootfs to your current rootfs.
Seems /lib/modules/3.4blablabla or something else.
When Fedora's kernel is booting, it should find required modules into your
/lib folder.
суббота, 11 января 2014 г., 20:04:28 UTC+2
On Saturday, January 11, 2014 2:17:44 PM UTC-6, Vitaliy Blats wrote:
For system, where you have issues.
Also, you should copy modules from Fedora rootfs to your current rootfs.
Seems /lib/modules/3.4blablabla or something else.
When Fedora's kernel is booting, it should find required
On Fri, 10 Jan 2014, Hans de Goede wrote:
Hi,
On 01/11/2014 12:50 AM, Sergei Shtylyov wrote:
Hello.
On 01/11/2014 01:46 AM, Hans de Goede wrote:
Here is v4 of my ohci and ehci-platform clks, phy and dt support patch-set,
this version should be 100% ready for merging upstream.
What do you mean by enable flash storage? Enable how?
--
You received this message because you are subscribed to the Google Groups
linux-sunxi group.
To unsubscribe from this group and stop receiving emails from it, send an email
to linux-sunxi+unsubscr...@googlegroups.com.
For more options,
On Saturday, January 11, 2014 2:39:00 PM UTC-6, eric...@gmail.com wrote:
The system with issues is debian which has no network. I can tell that the
8189es module is not being loaded. That is the wireless module used by the
Fedora kernel. It exists in the modules directory for the
Dear Patrick,
Thanks for the reply.
I am not able to get a kernel that can recognize the nand . I boot from
SDcard .
I am expecting the nand as block devices like /dev/nand[a-i] etc. The
flash
chip on M3 is from an unknown company FORSEE .
regds
mallah.
On Sun, Jan 12, 2014 at 6:24 AM,
21 matches
Mail list logo
