On Sat, Apr 6, 2019 at 2:24 AM Icenowy Zheng wrote:
>
>
>
> 于 2019年4月6日 GMT+08:00 下午3:14:02, Rob Herring 写到:
> >On Sat, Apr 06, 2019 at 04:57:33AM +0800, Icenowy Zheng wrote:
> >> The new Allwinner H6 SoC contains a USB3 PHY that is wired to the
> >> external USB3 pins of the SoC.
> >>
> >> Add
From: Ondrej Jirman
Some Allwinner SoC using boards need to enable a regulator for the DDC bus
to be usable.
Add binding documentation for it.
Signed-off-by: Ondrej Jirman
---
Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt | 1 +
1 file changed, 1 insertion(+)
diff --git
From: Ondrej Jirman
SDIO based brcm43456 is currently misdetected as brcm43455 and the wrong
firmware name is used. Correct the detection and load the correct firmware
file. Chiprev for brcm43456 is "9".
Signed-off-by: Ondrej Jirman
---
drivers/net/wireless/broadcom/brcm80211/brcmfmac/sdio.c
From: Icenowy Zheng
The EMAC on Allwinner H6 is just like the one on A64. The "internal PHY" on
H6 is on a co-packaged AC200 chip, and it's not really internal (it's
connected via RMII at PA GPIO bank).
Add support for the Allwinner H6 EMAC in the dwmac-sun8i driver.
Signed-off-by: Icenowy
From: Ondrej Jirman
Orange Pi 3 board requires enabling DDC I2C bus via some GPIO connected
transistors, before it can be used. Model this as a power supply for DDC
(via regulator framework).
Signed-off-by: Ondrej Jirman
---
drivers/gpu/drm/sun4i/sun8i_dw_hdmi.c | 17 -
From: Ondrej Jirman
H6 SoC has a "pio group withstand voltage mode" register (datasheet
description), that needs to be used to select either 1.8V or 3.3V I/O mode,
based on what voltage is powering the respective pin banks and is thus used
for I/O signals.
Add support for configuring this
From: Ondrej Jirman
Orange Pi 3 is a H6 based SBC made by Xulong, released in January 2019. It
has the following features:
- Allwinner H6 quad-core 64-bit ARM Cortex-A53
- GPU Mali-T720
- 1GB or 2GB LPDDR3 RAM
- AXP805 PMIC
- AP6256 Wifi/BT 5.0
- USB 2.0 host port (A)
- USB 2.0 micro usb, OTG
-
From: Ondrej Jirman
Add new Xunlong Orange Pi 3 board compatible string to the bindings
documentation.
Signed-off-by: Ondrej Jirman
---
Documentation/devicetree/bindings/arm/sunxi.yaml | 5 +
1 file changed, 5 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/sunxi.yaml
From: Ondrej Jirman
Orange Pi 3 has two regulators that power the Realtek RTL8211E. According
to the phy datasheet, both regulators need to be enabled at the same time,
but we can only specify a single phy-supply in the DT.
This can be achieved by making one regulator depedning on the other via
From: Ondrej Jirman
This series implements support for Xunlong Orange Pi 3 board.
Unfortunately, this board needs some small driver patches, so I have
split the boards DT patch into chunks that require patches for drivers
in various subsystems.
In v2 of this series I've reordered the patches
From: Ondrej Jirman
H6 has a different I/O voltage bias setting method than A80. Prepare
existing code for using alternative bias voltage setting methods.
Signed-off-by: Ondrej Jirman
---
drivers/pinctrl/sunxi/pinctrl-sun9i-a80.c | 2 +-
drivers/pinctrl/sunxi/pinctrl-sunxi.c | 41
From: Ondrej Jirman
MMC1 is used on some H6 boards we want to support. Typical use is 4-bit
SDIO interface with a WiFi chip. Add pin definitions for this use case.
Signed-off-by: Ondrej Jirman
---
arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 8
1 file changed, 8 insertions(+)
diff
From: Ondrej Jirman
Orange Pi 3 has a DDC_CEC_EN signal connected to PH2, that enables the DDC
I2C bus voltage shifter. Before EDID can be read, we need to pull PH2 high.
Signed-off-by: Ondrej Jirman
---
.../dts/allwinner/sun50i-h6-orangepi-3.dts| 35 +++
1 file changed,
From: Ondrej Jirman
Orange Pi 3 has AP6256 WiFi/BT module. WiFi part of the module is called
bcm43356 and can be used with the brcmfmac driver. The module is powered by
the two always on regulators (not AXP805).
WiFi uses a PG port with 1.8V voltage level signals. SoC needs to be
configured so
From: Icenowy Zheng
The PHY selection bit also exists on SoCs without an internal PHY; if it's
set to 1 (internal PHY, default value) then the MAC will not make use of
any PHY such SoCs.
This problem appears when adapting for H6, which has no real internal PHY
(the "internal PHY" on H6 is not
On Mon, Apr 08, 2019 at 09:40:42AM +0200, Maxime Ripard wrote:
> On Sat, Apr 06, 2019 at 01:45:09AM +0200, meg...@megous.com wrote:
> > From: Ondrej Jirman
> >
> > Orange Pi 3 has two regulators that power the Realtek RTL8211E.
> > According to the phy datasheet, both regulators need to be
On Mon, Apr 08, 2019 at 09:46:28AM +0200, Maxime Ripard wrote:
> On Sat, Apr 06, 2019 at 01:45:03AM +0200, meg...@megous.com wrote:
> > From: Ondrej Jirman
> >
> > Orange Pi 3 is a H6 based SBC made by Xulong, released in
> > January 2019. It has the following features:
> >
> > - Allwinner H6
On Mon, Apr 08, 2019 at 09:43:27AM +0200, Maxime Ripard wrote:
> On Sat, Apr 06, 2019 at 01:45:10AM +0200, meg...@megous.com wrote:
> > From: Ondrej Jirman
> >
> > ---
> > arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 9 +
> > 1 file changed, 9 insertions(+)
> >
> > diff --git
On Mon, Apr 08, 2019 at 11:41:38AM +0530, Jagan Teki wrote:
> On Sat, Apr 6, 2019 at 5:15 AM wrote:
> >
> > From: Ondrej Jirman
> >
> > Orange Pi 3 has two regulators that power the Realtek RTL8211E.
> > According to the phy datasheet, both regulators need to be enabled
> > at the same time, but
+Chen-Yu.
I would like to fix the reset using the R_WDOG instead of WDOG.
What do you think?
If it's acceptable I will propose a similar patch on ATF.
Regards,
Clement
On Mon, 8 Apr 2019 at 18:41, Clément Péron wrote:
>
> WDOG in H6 is broken so the reset is actually not working.
>
> Use the
There is only one muxing avalaible for each MMC controller.
Move this pinmux to the SOC dtsi.
Signed-off-by: Clément Péron
---
arch/arm/dts/sun50i-h6-orangepi.dtsi | 2 --
arch/arm/dts/sun50i-h6-pine-h64.dts | 4
arch/arm/dts/sun50i-h6.dtsi | 4
3 files changed, 4
This serie introduce the Beelink GS1 board with a patch for
the reset on Allwinner H6.
Thanks to Jagan Teki most of the Beelink GS1 device-tree is
taken from the Orange Pi boards.
Clément Péron (4):
arm: dts: h6: move MMC pinctrl to soc
arm: dts: h6: Add Beelink GS1 initial support
arm:
WDOG in H6 is broken so the reset is actually not working.
Use the R_WDOG instead.
Signed-off-by: Clément Péron
---
arch/arm/include/asm/arch-sunxi/cpu_sun50i_h6.h | 1 +
arch/arm/mach-sunxi/board.c | 9 +++--
2 files changed, 8 insertions(+), 2 deletions(-)
diff --git
Beelink GS1 is an Allwinner H6 based TV box,
which support:
- Allwinner H6 Quad-core 64-bit ARM Cortex-A53
- GPU Mali-T720
- 2GB LPDDR3 RAM
- 16GB eMMC
- AXP805 PMIC
- 1Gbps GMAC via RTL8211E
- USB 2.0 and 3.0 Host
- HDMI port
- S/PDIF port
- 5V/2A DC power supply
- Wi-Fi/BT via Fn-Link 6222B-SRB
There are some minor differences between U-Boot and Linux.
Sync only the minor changes.
Signed-off-by: Clément Péron
---
arch/arm/dts/sun50i-h6.dtsi | 12 ++--
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/arch/arm/dts/sun50i-h6.dtsi b/arch/arm/dts/sun50i-h6.dtsi
index
Add PIO regulators for Pine64 board.
Signed-off-by: Clément Péron
---
.../boot/dts/allwinner/sun50i-h6-pine-h64.dts | 17 +
1 file changed, 17 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6-pine-h64.dts
There is only one pinmuxing available for each MMC controller.
Move the pinctrl to the SOC
Signed-off-by: Clément Péron
---
arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi.dtsi | 2 --
arch/arm64/boot/dts/allwinner/sun50i-h6-pine-h64.dts | 4
arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
Beelink GS1 is an Allwinner H6 based TV box,
which support:
- Allwinner H6 Quad-core 64-bit ARM Cortex-A53
- GPU Mali-T720
- 2GB LPDDR3 RAM
- AXP805 PMIC
- 1Gbps GMAC via RTL8211E
- FN-Link 6222B-SRB Wifi/BT
- 1x USB 2.0 Host and 1x USB 3.0 Host
- HDMI port
- S/PDIF Tx
- IR receiver
- 5V/2A DC
Beelink GS1 device-tree has been introduced.
Add it to the sunxi yaml documentation.
Signed-off-by: Clément Péron
---
Documentation/devicetree/bindings/arm/sunxi.yaml | 5 +
1 file changed, 5 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/sunxi.yaml
Shenzhen AZW Technology Co. Ltd. is a manufacturer specialized in Android
smart TV boxes, Intel mini PCs and home cloud TV boxes with NAS.
Add the vendor prefix for AZW.
Signed-off-by: Clément Péron
Reviewed-by: Robin Murphy
---
Documentation/devicetree/bindings/vendor-prefixes.txt | 1 +
1
Thanks to Jagan and Icenowy, most of this device-tree is taken from their works
on the Orange Pi One Plus and Pine H64.
PLEASE NOTE that I don't own an OrangePi nor a Pine H64 and PIO regulators for
these board has not been tested !
Please add a tested-by on these commits 5 and 6 before merging
OrangePi One Plus and OrangePi Lite2 use the same PIO regulators.
Add this in the common device tree.
Signed-off-by: Clément Péron
---
.../boot/dts/allwinner/sun50i-h6-orangepi.dtsi | 17 +
1 file changed, 17 insertions(+)
diff --git
Hi Linus,
On Mon, Apr 08, 2019 at 02:53:58PM +0200, Linus Walleij wrote:
> On Sat, Apr 6, 2019 at 1:45 AM wrote:
>
> > From: Ondrej Jirman
> >
> > H6 has a different I/O voltage bias setting method than A80. Prepare
> > existing code for using alternative bias voltage setting methods.
> >
> >
On Sat, Apr 6, 2019 at 1:45 AM wrote:
> From: Ondrej Jirman
>
> H6 has a different I/O voltage bias setting method than A80. Prepare
> existing code for using alternative bias voltage setting methods.
>
> Signed-off-by: Ondrej Jirman
> ---
> drivers/pinctrl/sunxi/pinctrl-sun9i-a80.c | 2 +-
>
Hi Jagan,
On Mon, Apr 08, 2019 at 11:31:22AM +0530, Jagan Teki wrote:
> On Sun, Apr 7, 2019 at 8:02 PM 'Ondřej Jirman' via linux-sunxi
> wrote:
> >
> > On Sun, Apr 07, 2019 at 03:36:21PM +0200, Clément Péron wrote:
> > > Hi,
> > >
> > > On Sat, 6 Apr 2019 at 01:45, megous via linux-sunxi
> > >
On Mon, Apr 08, 2019 at 10:47:14AM +0200, Maxime Ripard wrote:
> On Mon, Apr 08, 2019 at 03:28:24PM +0800, Chen-Yu Tsai wrote:
> > On Mon, Apr 8, 2019 at 3:23 PM Maxime Ripard
> > wrote:
> > >
> > > On Sat, Apr 06, 2019 at 01:45:04AM +0200, meg...@megous.com wrote:
> > > > From: Ondrej Jirman
>
Hello Maxime,
On Mon, Apr 08, 2019 at 10:00:56AM +0200, Maxime Ripard wrote:
> On Wed, Mar 27, 2019 at 03:33:38AM +0100, meg...@megous.com wrote:
> > From: Ziping Chen
> >
> > Allwinner A83T SoC has a low res adc like the one in Allwinner A10 SoC.
> > Now the driver has been modified to support
On Mon, Apr 08, 2019 at 03:28:24PM +0800, Chen-Yu Tsai wrote:
> On Mon, Apr 8, 2019 at 3:23 PM Maxime Ripard
> wrote:
> >
> > On Sat, Apr 06, 2019 at 01:45:04AM +0200, meg...@megous.com wrote:
> > > From: Ondrej Jirman
> > >
> > > Orange Pi 3 board requires enabling DDC I2C bus via some GPIO
On Sat, Apr 06, 2019 at 01:30:48AM +0200, meg...@megous.com wrote:
> From: Ondrej Jirman
>
> There are two problems here:
>
> 1. Not all clk_data->hws[] need to be initialized, depending on various
>configured quirks. This leads to NULL ptr deref in
>clk_hw_unregister_gate() in
On Wed, Mar 27, 2019 at 03:33:38AM +0100, meg...@megous.com wrote:
> From: Ziping Chen
>
> Allwinner A83T SoC has a low res adc like the one in Allwinner A10 SoC.
> Now the driver has been modified to support it.
>
> Add support for it.
>
> Signed-off-by: Ziping Chen
It's missing your SoB.
On Sat, Apr 06, 2019 at 01:45:03AM +0200, meg...@megous.com wrote:
> From: Ondrej Jirman
>
> Orange Pi 3 is a H6 based SBC made by Xulong, released in
> January 2019. It has the following features:
>
> - Allwinner H6 quad-core 64-bit ARM Cortex-A53
> - GPU Mali-T720
> - 1GB or 2GB LPDDR3 RAM
> -
On Sat, Apr 06, 2019 at 01:45:10AM +0200, meg...@megous.com wrote:
> From: Ondrej Jirman
>
> ---
> arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 9 +
> 1 file changed, 9 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
>
On Sat, Apr 06, 2019 at 01:45:12AM +0200, meg...@megous.com wrote:
> From: Ondrej Jirman
>
> H6 SoC has a "pio group withstand voltage mode" register (datasheet
> description), that needs to be used to select either 1.8V or 3.3V
> I/O mode, based on what voltage is powering the respective pin
>
On Sat, Apr 06, 2019 at 01:45:09AM +0200, meg...@megous.com wrote:
> From: Ondrej Jirman
>
> Orange Pi 3 has two regulators that power the Realtek RTL8211E.
> According to the phy datasheet, both regulators need to be enabled
> at the same time, but we can only specify a single phy-supply in
>
On Mon, Apr 8, 2019 at 3:23 PM Maxime Ripard wrote:
>
> On Sat, Apr 06, 2019 at 01:45:04AM +0200, meg...@megous.com wrote:
> > From: Ondrej Jirman
> >
> > Orange Pi 3 board requires enabling DDC I2C bus via some GPIO connected
> > transistors, before it can be used. Model this as a power supply
On Sat, Apr 06, 2019 at 01:45:07AM +0200, meg...@megous.com wrote:
> From: Icenowy Zheng
>
> The EMAC on Allwinner H6 is just like the one on A64. The "internal PHY"
> on H6 is on a co-packaged AC200 chip, and it's not really internal (it's
> connected via RMII at PA GPIO bank).
>
> Add support
On Sat, Apr 06, 2019 at 01:45:06AM +0200, meg...@megous.com wrote:
> From: Ondrej Jirman
>
> Orange Pi 3 has a DDC_CEC_EN signal connected to PH2, that enables
> the DDC I2C bus. Before EDID can be read, we need to pull PH2 high.
>
> Signed-off-by: Ondrej Jirman
> ---
>
On Sat, Apr 06, 2019 at 01:45:04AM +0200, meg...@megous.com wrote:
> From: Ondrej Jirman
>
> Orange Pi 3 board requires enabling DDC I2C bus via some GPIO connected
> transistors, before it can be used. Model this as a power supply for DDC
> (via regulator framework).
>
> Signed-off-by: Ondrej
Hi,
On Sat, Apr 06, 2019 at 04:57:33AM +0800, Icenowy Zheng wrote:
> The new Allwinner H6 SoC contains a USB3 PHY that is wired to the
> external USB3 pins of the SoC.
>
> Add a device tree binding for the PHY.
>
> Signed-off-by: Icenowy Zheng
> Reviewed-by: Chen-Yu Tsai
I know that this isn't
On Sat, Apr 6, 2019 at 5:15 AM wrote:
>
> From: Ondrej Jirman
>
> Orange Pi 3 has two regulators that power the Realtek RTL8211E.
> According to the phy datasheet, both regulators need to be enabled
> at the same time, but we can only specify a single phy-supply in
> the DT.
>
> This can be
On Sun, Apr 7, 2019 at 8:02 PM 'Ondřej Jirman' via linux-sunxi
wrote:
>
> On Sun, Apr 07, 2019 at 03:36:21PM +0200, Clément Péron wrote:
> > Hi,
> >
> > On Sat, 6 Apr 2019 at 01:45, megous via linux-sunxi
> > wrote:
> > >
> > > From: Ondrej Jirman
> > >
> > > This series implements support for
51 matches
Mail list logo
