On Mon, Feb 17, 2014 at 10:19:44PM +0100, Hans de Goede wrote:
This fixing setting the interrupt type for eints = 8.
Signed-off-by: Hans de Goede hdego...@redhat.com
Acked-by: Maxime Ripard maxime.rip...@free-electrons.com
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android
Hi Puneet,
can you run 'arecord -iL' and paste back the result. I don't think anything
else needs to be done to the script as capture is enabled. Is there any
sound settings in Android that you can change?, I've not got any Axx
devices to hand with audio in so I'm working a bit blind here. Is
Hi Jon,
Good to have someone to talk to :) I've already previously found your posts
about EU3000 - I even downloaded the Fex file to check mine some time ago,
so I'm a bit into the subject.
I don't have any Android experience except for my phone, so I can't help
you much there, but I can tell
A10 PIC flasher with GPIOs:
http://dangerousprototypes.com/2014/02/18/picberry-r-pi-allwinner-a10-pic-programmer-using-gpio-connector/
--
Benjamin Henrion bhenrion at ffii.org
FFII Brussels - +32-484-566109 - +32-2-4148403
In July 2005, after several failed attempts to legalise software
patents
The Allwinner A20 SoC is built around a pair of Cortex-A7 cores,
which have the usual generic timers. Report this in the DT.
Signed-off-by: Marc Zyngier marc.zyng...@arm.com
---
arch/arm/boot/dts/sun7i-a20.dtsi | 8
1 file changed, 8 insertions(+)
diff --git
On Mon, Feb 17, 2014 at 11:02:28AM +0100, David Lanzendörfer wrote:
From: Hans de Goede hdego...@redhat.com
Signed-off-by: Hans de Goede hdego...@redhat.com
Again, your SoB is missing, and that can be squashed with the previous
patch.
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel
On Mon, Feb 17, 2014 at 11:02:41AM +0100, David Lanzendörfer wrote:
Signed-off-by: David Lanzendörfer david.lanzendoer...@o2s.ch
Signed-off-by: Hans de Goede hdego...@redhat.com
---
arch/arm/boot/dts/sun7i-a20-cubieboard2.dts |8 +++
arch/arm/boot/dts/sun7i-a20-cubietruck.dts |
El 07/02/14 16:24, Maxime Ripard escribió:
On Mon, Feb 03, 2014 at 09:51:36AM +0800, Chen-Yu Tsai wrote:
Hi everyone,
This is v4 of the clock node renaming patch series, which renames
the clock nodes in sunxi dts to conform to device tree naming
conventions, i.e. clk@N. Dummy clocks that will
El 05/02/14 10:05, Maxime Ripard escribió:
The A31 has a slightly different PLL6 clock. Add support for this new clock in
our driver.
Signed-off-by: Maxime Ripard maxime.rip...@free-electrons.com
Taken via sunxi-clk-for-mike.
Thanks!
Emilio
--
You received this message because you are
El 10/02/14 16:47, Maxime Ripard escribió:
Hi Chen-Yu,
On Mon, Feb 10, 2014 at 06:35:46PM +0800, Chen-Yu Tsai wrote:
Hi,
This is the v4 of the remaining Allwinner A20 GMAC glue layer patches.
The stmmac driver changes have been merged through net-next. The
remaining bits are clock and DT
Hi,
On 02/18/2014 03:22 PM, Maxime Ripard wrote:
On Mon, Feb 17, 2014 at 11:02:41AM +0100, David Lanzendörfer wrote:
Signed-off-by: David Lanzendörfer david.lanzendoer...@o2s.ch
Signed-off-by: Hans de Goede hdego...@redhat.com
---
arch/arm/boot/dts/sun7i-a20-cubieboard2.dts |8 +++
Hi,
Sorry for taking a bit of time to review this.
On Mon, Feb 17, 2014 at 11:02:34AM +0100, David Lanzendörfer wrote:
This is based on the driver Allwinner ships in their Android kernel sources.
Initial porting to upstream kernels done by David Lanzendörfer, additional
fixes and cleanups
On Mon, Feb 17, 2014 at 11:03:02AM +0100, David Lanzendörfer wrote:
Signed-off-by: David Lanzendörfer david.lanzendoer...@o2s.ch
---
.../devicetree/bindings/mmc/sunxi-mmc.txt | 32
1 file changed, 32 insertions(+)
create mode 100644
On Tue, Feb 18, 2014 at 02:04:44PM +, Marc Zyngier wrote:
The Allwinner A20 SoC is built around a pair of Cortex-A7 cores,
which have the usual generic timers. Report this in the DT.
Signed-off-by: Marc Zyngier marc.zyng...@arm.com
Applied, thanks!
--
Maxime Ripard, Free Electrons
Hi,
On Tue, Feb 18, 2014 at 11:42:43AM -0300, Emilio López wrote:
Maxime, can you please add patches 3-5 to your dts tree ? Assuming that
wens clk rename patches are already there.
Maxime, please do :)
Done. Thanks!
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android
Ühel kenal päeval, E, 17.02.2014 kell 11:02, kirjutas David
Lanzendörfer:
This is based on the driver Allwinner ships in their Android kernel sources.
...
diff --git a/drivers/mmc/host/sunxi-mmc.h b/drivers/mmc/host/sunxi-mmc.h
new file mode 100644
index 000..75eaa02
--- /dev/null
Hi,
Does anyone know of a reliable supplier who sells the AllWinner A20
chips? I was hoping to find them on digikey, mouser or avnet, but it
appears that they're a little bit hard to find. I see that Olimex will
sell them in low volumes, but I was hoping for a better known supplier
(and higher
On Tue, Feb 18, 2014 at 3:09 PM, Andre Renaud an...@bluewatersys.com wrote:
Hi,
Does anyone know of a reliable supplier who sells the AllWinner A20
chips? I was hoping to find them on digikey, mouser or avnet, but it
appears that they're a little bit hard to find. I see that Olimex will
sell
Hi,
On 02/18/2014 04:37 PM, Maxime Ripard wrote:
snip
+
+ for (i = 0; i data-sg_len; i++) {
+ pdes[i].config = SDXC_IDMAC_DES0_CH | SDXC_IDMAC_DES0_OWN |
+SDXC_IDMAC_DES0_DIC;
+
+ if (data-sg[i].length == max_len)
+
Signed-off-by: Gerardo Di Iorio aret...@gmail.com
---
arch/arm/configs/sun7i_defconfig | 8
1 file changed, 8 insertions(+)
diff --git a/arch/arm/configs/sun7i_defconfig b/arch/arm/configs/sun7i_defconfig
index 44f9bf4..3de48e4 100644
--- a/arch/arm/configs/sun7i_defconfig
+++
Quoting Chen-Yu Tsai (2014-02-10 02:35:47)
The Allwinner A20/A31 clock module controls the transmit clock source
and interface type of the GMAC ethernet controller. Model this as
a single clock for GMAC drivers to use.
Signed-off-by: Chen-Yu Tsai w...@csie.org
Looks good to me.
Regards,
21 matches
Mail list logo
