On Fri, 2014-10-17 at 06:55 +0800, Kevin Hao wrote:
On Thu, Oct 16, 2014 at 11:55:23PM +0200, Scott Wood wrote:
On Thu, 2014-10-16 at 19:18 +0800, Kevin Hao wrote:
diff --git a/arch/powerpc/platforms/85xx/corenet_generic.c
b/arch/powerpc/platforms/85xx/corenet_generic.c
index
On Wed, 2014-10-15 at 11:07 +0800, Yijing Wang wrote:
Use MSI chip framework instead of arch MSI functions to configure
MSI/MSI-X irq. So we can manage MSI/MSI-X irq in a unified framework.
Signed-off-by: Yijing Wang wangyij...@huawei.com
---
Hi Michael,
I dropped the Acked-by , because
On 2014/10/17 15:23, Michael Ellerman wrote:
On Wed, 2014-10-15 at 11:07 +0800, Yijing Wang wrote:
Use MSI chip framework instead of arch MSI functions to configure
MSI/MSI-X irq. So we can manage MSI/MSI-X irq in a unified framework.
Signed-off-by: Yijing Wang wangyij...@huawei.com
---
Hi
On Sep 25, 2014, at 4:47 AM, Zhao Qiang b45...@freescale.com wrote:
qe need to use the rheap, so move it to public directory.
Signed-off-by: Zhao Qiang b45...@freescale.com
---
arch/powerpc/Kconfig| 3 ---
arch/powerpc/include/asm/fsl_85xx_cache_sram.h
On Oct 17, 2014, at 5:13 AM, b29...@freescale.com wrote:
From: Tang Yuantian yuantian.t...@freescale.com
Freescale introduced new ARM core-based SoCs which support dynamic
frequency switch feature. DFS on new SoCs are compatible with current
PowerPC CoreNet platforms. In order to support
On Fri, Oct 17, 2014 at 02:13:20AM +, Xuelin Shi wrote:
Hi Dan Vinod,
I have sent out the v4 of this patch and not received any further feedback
yet.
This patch looks ruled out from the patchwork.
https://patchwork.kernel.org/project/linux-dmaengine/list/?page=2
So do you know
On 17 October 2014 08:43, b29...@freescale.com wrote:
Hi B29983 :)
From: Tang Yuantian yuantian.t...@freescale.com
Freescale introduced new ARM core-based SoCs which support dynamic
frequency switch feature. DFS on new SoCs are compatible with current
PowerPC CoreNet platforms. In order to
From: Xuelin Shi xuelin@freescale.com
The RaidEngine is a new FSL hardware used for Raid5/6 acceration.
This patch enables the RaidEngine functionality and provides
hardware offloading capability for memcpy, xor and pq computation.
It works with async_tx.
Signed-off-by: Harninder Rai
On Fri, 2014-10-17 at 09:43 +1100, Michael Ellerman wrote:
On Thu, 2014-10-16 at 15:30 -0400, Dan Streetman wrote:
Check old_devdata-dev in nx-842 driver before accessing it, as
on systems without any nx-842 hardware, the -dev will never be
set. Currently, the module will cause an oops
On Fri, 2014-10-17 at 09:43 +1100, Michael Ellerman wrote:
On Thu, 2014-10-16 at 15:30 -0400, Dan Streetman wrote:
Check old_devdata-dev in nx-842 driver before accessing it, as
on systems without any nx-842 hardware, the -dev will never be
set. Currently, the module will cause an oops
With fsl-i2c compatibility the i2c frequency is not set
correctly, because it sets no prescaler. According to the AN2919 from
Freescale and the QorIQ (P2041) documentation, the source clock is 1/2
the platform clock. This implies that a prescaler of 2 must be used.
This changes the compatibility
Yep, I own the driver now, I'll send a maintainers patch.
On Thu, Oct 16, 2014 at 6:52 PM, Benjamin Herrenschmidt
b...@kernel.crashing.org wrote:
On Fri, 2014-10-17 at 09:43 +1100, Michael Ellerman wrote:
On Thu, 2014-10-16 at 15:30 -0400, Dan Streetman wrote:
Check old_devdata-dev in nx-842
Change maintainer of nx-842 compression coprocessor driver
to Dan Streetman.
Signed-off-by: Dan Streetman ddstr...@ieee.org
Cc: Nathan Fontenot nf...@linux.vnet.ibm.com
---
MAINTAINERS | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/MAINTAINERS b/MAINTAINERS
index
Documentation/kbuild/kconfig-language.txt warns to use select with care,
and in general use select only for non-visible symbols and for symbols
with no dependencies, because select will force a symbol to a value
without visiting the dependencies.
Select has become particularly problematic,
On 10/17/2014 06:19 PM, Dan Streetman wrote:
Change maintainer of nx-842 compression coprocessor driver
to Dan Streetman.
Signed-off-by: Dan Streetman ddstr...@ieee.org
Cc: Nathan Fontenot nf...@linux.vnet.ibm.com
Acked-by: Nathan Fontenot nf...@linux.vnet.ibm.com
---
MAINTAINERS | 2 +-
There isn't any need to keep referring to update-cpu, as we've already
checked cpu == update-cpu at this point.
Signed-off-by: Nishanth Aravamudan n...@linux.vnet.ibm.com
diff --git a/arch/powerpc/mm/numa.c b/arch/powerpc/mm/numa.c
index 649666d5d1c2..86fdb004ad2f 100644
---
We received a report of warning in kernel/sched/core.c where the sched
group was NULL on an LPAR after a topology update. This seems to occur
because after the topology update has moved the CPUs, cpu_to_node is
returning the old value still, which ends up breaking the consistency of
the NUMA
17 matches
Mail list logo
