[llvm-branch-commits] [compiler-rt] [llvm] [ctxprof] Make ContextRoot an implementation detail (PR #131416)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-pgo Author: Mircea Trofin (mtrofin) Changes This patch makes `FunctionData` the only global value that needs to be known and instantiated by the compiler. On the compiler-rt side, `ContextRoot`s are hung off `FunctionData`, when applicable. This is fo

[llvm-branch-commits] [llvm] [AMDGPU][GlobalISel] Combine (sext (trunc (sext_in_reg x))) (PR #131312)

2025-03-14 Thread Jay Foad via llvm-branch-commits
@@ -258,6 +258,14 @@ def sext_trunc_sextload : GICombineRule< [{ return Helper.matchSextTruncSextLoad(*${d}); }]), (apply [{ Helper.applySextTruncSextLoad(*${d}); }])>; +def sext_trunc_sextinreg : GICombineRule< + (defs root:$dst), + (match (G_SEXT_INREG $sir, $sr

[llvm-branch-commits] [flang] [flang][cuda] Lower CUDA shared variable with cuf.shared_memory op (PR #131399)

2025-03-14 Thread Valentin Clement バレンタイン クレメン via llvm-branch-commits
https://github.com/clementval edited https://github.com/llvm/llvm-project/pull/131399 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 5916e7d345d84368b18cc08e32e2c63e4b967ec3 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 5916e7d345d84368b18cc08e32e2c63e4b967ec3 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 04212496bae75192afd5aceb98acd31ce27ad55c Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 04212496bae75192afd5aceb98acd31ce27ad55c Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 2712325bc7dac8f87ffd2b06f1f46fc791439261 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [llvm] obj2yaml: Add "detailed" output in CovMap dump (PR #129473)

2025-03-14 Thread NAKAMURA Takumi via llvm-branch-commits
https://github.com/chapuni updated https://github.com/llvm/llvm-project/pull/129473 >From e2dd98690a0f43b35ee22d59efeb04d2c7fead68 Mon Sep 17 00:00:00 2001 From: NAKAMURA Takumi Date: Mon, 3 Mar 2025 12:26:08 +0900 Subject: [PATCH] detailed --- llvm/include/llvm/ObjectYAML/CovMap.h | 9

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 37fbe7629f80de2b42e97363b38e225fe3edfce6 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [llvm] obj2yaml: Introduce CovMap dump (PR #127432)

2025-03-14 Thread NAKAMURA Takumi via llvm-branch-commits
https://github.com/chapuni updated https://github.com/llvm/llvm-project/pull/127432 >From 7e29d6ace39058b631dcfff5533d8aee055de6dd Mon Sep 17 00:00:00 2001 From: NAKAMURA Takumi Date: Mon, 3 Mar 2025 12:25:13 +0900 Subject: [PATCH 1/3] obj2yaml --- llvm/include/llvm/ObjectYAML/CovMap.h

[llvm-branch-commits] [llvm] obj2yaml: Introduce CovMap dump (PR #127432)

2025-03-14 Thread NAKAMURA Takumi via llvm-branch-commits
https://github.com/chapuni updated https://github.com/llvm/llvm-project/pull/127432 >From 7e29d6ace39058b631dcfff5533d8aee055de6dd Mon Sep 17 00:00:00 2001 From: NAKAMURA Takumi Date: Mon, 3 Mar 2025 12:25:13 +0900 Subject: [PATCH 1/3] obj2yaml --- llvm/include/llvm/ObjectYAML/CovMap.h

[llvm-branch-commits] [llvm] obj2yaml: Add "detailed" output in CovMap dump (PR #129473)

2025-03-14 Thread NAKAMURA Takumi via llvm-branch-commits
https://github.com/chapuni updated https://github.com/llvm/llvm-project/pull/129473 >From e2dd98690a0f43b35ee22d59efeb04d2c7fead68 Mon Sep 17 00:00:00 2001 From: NAKAMURA Takumi Date: Mon, 3 Mar 2025 12:26:08 +0900 Subject: [PATCH] detailed --- llvm/include/llvm/ObjectYAML/CovMap.h | 9

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
mtrofin wrote: > [!WARNING] > This pull request is not mergeable via GitHub because a downstack PR is > open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/131417?utm_source=stack-comment-downstack-mergeability-warning";

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 9f54f192becbe116784aec08d60d7c849f559b88 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131417 >From 9f54f192becbe116784aec08d60d7c849f559b88 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_profile

[llvm-branch-commits] [compiler-rt] [llvm] [ctxprof] Make ContextRoot an implementation detail (PR #131416)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin updated https://github.com/llvm/llvm-project/pull/131416 >From f671b9be95158ad5082a88e4a924c556f5f5e930 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Thu, 13 Mar 2025 20:46:45 -0700 Subject: [PATCH] [ctxprof] Make ContextRoot an implementation detail --- .../li

[llvm-branch-commits] [compiler-rt] [llvm] [ctxprof] Make ContextRoot an implementation detail (PR #131416)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin edited https://github.com/llvm/llvm-project/pull/131416 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [compiler-rt] [llvm] [ctxprof] Make ContextRoot an implementation detail (PR #131416)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin ready_for_review https://github.com/llvm/llvm-project/pull/131416 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] Backport: [BPF] Fix BitCast Assertion with NonZero AddrSpace (PR #130995)

2025-03-14 Thread via llvm-branch-commits
https://github.com/yonghong-song updated https://github.com/llvm/llvm-project/pull/130995 >From 9d7369b1c4f1b40d5e3a2e69616f79aad3a5 Mon Sep 17 00:00:00 2001 From: yonghong-song Date: Tue, 11 Mar 2025 11:23:53 -0700 Subject: [PATCH] [BPF] Fix BitCast Assertion with NonZero AddrSpace Alexei

[llvm-branch-commits] [compiler-rt] [llvm] [ctxprof] Make ContextRoot an implementation detail (PR #131416)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin created https://github.com/llvm/llvm-project/pull/131416 None >From e3478bdbc573b1301251653b0f41aaeb79677a74 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Thu, 13 Mar 2025 20:46:45 -0700 Subject: [PATCH] [ctxprof] Make ContextRoot an implementation detail ---

[llvm-branch-commits] [compiler-rt] [ctxprof] Track unhandled call targets (PR #131417)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
https://github.com/mtrofin created https://github.com/llvm/llvm-project/pull/131417 None >From 95e5589a1520e3ab1fb1c74262bc03b430d14ee1 Mon Sep 17 00:00:00 2001 From: Mircea Trofin Date: Fri, 14 Mar 2025 15:59:22 -0700 Subject: [PATCH] [ctxprof] Track unhandled call targets --- .../lib/ctx_p

[llvm-branch-commits] [compiler-rt] [llvm] [ctxprof] Make ContextRoot an implementation detail (PR #131416)

2025-03-14 Thread Mircea Trofin via llvm-branch-commits
mtrofin wrote: > [!WARNING] > This pull request is not mergeable via GitHub because a downstack PR is > open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/131416?utm_source=stack-comment-downstack-mergeability-warning";

[llvm-branch-commits] [llvm] AMDGPU: Switch test to generated checks (PR #131315)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm created https://github.com/llvm/llvm-project/pull/131315 I doubt this is testing what it originally intended anymore. Also replace an undef. >From 22bcd308bc6c862859281bdcab9361a905fa3d54 Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Fri, 14 Mar 2025 17:04:33 +0

[llvm-branch-commits] [clang] [llvm] [llvm] Introduce callee_type operand bundle (PR #87573)

2025-03-14 Thread via llvm-branch-commits
Prabhuk wrote: @nikic -- ping https://github.com/llvm/llvm-project/pull/87573 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [clang][CallGraphSection] Type id metadata for indirect calls (PR #117036)

2025-03-14 Thread via llvm-branch-commits
https://github.com/Prabhuk updated https://github.com/llvm/llvm-project/pull/117036 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [llvm][AsmPrinter] Emit call graph section (PR #87576)

2025-03-14 Thread via llvm-branch-commits
https://github.com/Prabhuk updated https://github.com/llvm/llvm-project/pull/87576 >From 6b67376bd5e1f21606017c83cc67f2186ba36a33 Mon Sep 17 00:00:00 2001 From: Necip Fazil Yildiran Date: Thu, 13 Mar 2025 01:41:04 + Subject: [PATCH 1/4] Updated the test as reviewers suggested. Created usin

[llvm-branch-commits] [llvm] [llvm][AsmPrinter] Emit call graph section (PR #87576)

2025-03-14 Thread via llvm-branch-commits
https://github.com/Prabhuk updated https://github.com/llvm/llvm-project/pull/87576 >From 6b67376bd5e1f21606017c83cc67f2186ba36a33 Mon Sep 17 00:00:00 2001 From: Necip Fazil Yildiran Date: Thu, 13 Mar 2025 01:41:04 + Subject: [PATCH 1/4] Updated the test as reviewers suggested. Created usin

[llvm-branch-commits] [clang] [clang] Introduce CallGraphSection option (PR #117037)

2025-03-14 Thread via llvm-branch-commits
https://github.com/Prabhuk updated https://github.com/llvm/llvm-project/pull/117037 >From 6a12be2c5b60a95a06875b0b2c4f14228d1fa882 Mon Sep 17 00:00:00 2001 From: prabhukr Date: Wed, 12 Mar 2025 23:30:01 + Subject: [PATCH] Fix EOF newlines. Created using spr 1.3.6-beta.1 --- clang/test/Dri

[llvm-branch-commits] [clang][CallGraphSection] Type id metadata for indirect calls (PR #117036)

2025-03-14 Thread via llvm-branch-commits
https://github.com/Prabhuk updated https://github.com/llvm/llvm-project/pull/117036 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [llvm] Extract and propagate indirect call type id (PR #87575)

2025-03-14 Thread via llvm-branch-commits
https://github.com/Prabhuk updated https://github.com/llvm/llvm-project/pull/87575 >From 1a8d810d352fbe84c0521c7614689b60ade693c8 Mon Sep 17 00:00:00 2001 From: Necip Fazil Yildiran Date: Tue, 19 Nov 2024 15:25:34 -0800 Subject: [PATCH 1/4] Fixed the tests and addressed most of the review comm

[llvm-branch-commits] [llvm] [llvm] Add option to emit `callgraph` section (PR #87574)

2025-03-14 Thread via llvm-branch-commits
https://github.com/Prabhuk updated https://github.com/llvm/llvm-project/pull/87574 >From 1d7ee612e408ee7e64e984eb08e6d7089a435d09 Mon Sep 17 00:00:00 2001 From: Necip Fazil Yildiran Date: Sun, 2 Feb 2025 00:58:49 + Subject: [PATCH 1/4] Simplify MIR test. Created using spr 1.3.6-beta.1 ---

[llvm-branch-commits] [libcxx] release/20.x: [libcxx] Add a missing include for __bit_iterator (#127015) (PR #131382)

2025-03-14 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/131382 Backport 672e385 Requested by: @ian-twilightcoder >From 5c899c9694bf13e48f5959feb4189540f56328b9 Mon Sep 17 00:00:00 2001 From: Takuto Ikuta Date: Thu, 13 Feb 2025 16:54:43 +0900 Subject: [PATCH] [libcxx] Add

[llvm-branch-commits] [flang] [flang][cuda] Lower CUDA shared variable with cuf.shared_memory op (PR #131399)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-flang-fir-hlfir Author: Valentin Clement (バレンタイン クレメン) (clementval) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/131399.diff 2 Files Affected: - (modified) flang/lib/Lower/ConvertVariable.cpp (+10-4) - (added) flang/test/Lower/C

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread Daniel Rodríguez Troitiño via llvm-branch-commits
https://github.com/drodriguez approved this pull request. https://github.com/llvm/llvm-project/pull/131398 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread Daniel Rodríguez Troitiño via llvm-branch-commits
drodriguez wrote: That's why I added "in my experience". I never got a failing binary, but there's yours and another report in the original PR. I never got a failing binary, but I cannot give you a reason why. The `dyld_info` analysis is pretty clear, but it is sometimes more strict than `dyld

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread Tim Neumann via llvm-branch-commits
TimNN wrote: > but not the dynamic loaded itself in my experience We actually found this because the resulting binaries fail to launch on iOS: https://github.com/rust-lang/rust/issues/138212 https://github.com/llvm/llvm-project/pull/131398 ___ llvm-b

[llvm-branch-commits] [flang] [flang][cuda] Compute offset on cuf.shared_memory ops (PR #131395)

2025-03-14 Thread Valentin Clement バレンタイン クレメン via llvm-branch-commits
@@ -0,0 +1,126 @@ +//===-- CUFComputeSharedMemoryOffsetsAndSize.cpp --===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Ap

[llvm-branch-commits] [flang] [flang][cuda] Compute offset on cuf.shared_memory ops (PR #131395)

2025-03-14 Thread Valentin Clement バレンタイン クレメン via llvm-branch-commits
Valentin Clement =?utf-8?b?KOODkOODrOODsw=?Message-ID: In-Reply-To: https://github.com/clementval updated https://github.com/llvm/llvm-project/pull/131395 >From bd481839b595df26ec54ecf75ecdedef5425c0dd Mon Sep 17 00:00:00 2001 From: Valentin Clement Date: Fri, 14 Mar 2025 14:19:08 -0700 Subje

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread Daniel Rodríguez Troitiño via llvm-branch-commits
drodriguez wrote: > @drodriguez What do you think about merging this PR to the release branch? @nikic I imagine this is you asking and not a sentient robot? :D I think the fix is safe enough for cherry-picking into the release branch. A couple of people in the issue, PR, and related issues I h

[llvm-branch-commits] [flang] [flang][cuda] Compute offset on cuf.shared_memory ops (PR #131395)

2025-03-14 Thread Zhen Wang via llvm-branch-commits
https://github.com/wangzpgi approved this pull request. https://github.com/llvm/llvm-project/pull/131395 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [flang] [flang][cuda] Compute offset on cuf.shared_memory ops (PR #131395)

2025-03-14 Thread Zhen Wang via llvm-branch-commits
@@ -0,0 +1,126 @@ +//===-- CUFComputeSharedMemoryOffsetsAndSize.cpp --===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Ap

[llvm-branch-commits] [flang] [flang][cuda] Convert cuf.shared_memory operation to LLVM ops (PR #131396)

2025-03-14 Thread Zhen Wang via llvm-branch-commits
https://github.com/wangzpgi approved this pull request. https://github.com/llvm/llvm-project/pull/131396 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [flang] [flang][cuda] Lower CUDA shared variable with cuf.shared_memory op (PR #131399)

2025-03-14 Thread Zhen Wang via llvm-branch-commits
https://github.com/wangzpgi approved this pull request. https://github.com/llvm/llvm-project/pull/131399 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [flang] [flang][cuda] Lower CUDA shared variable with cuf.shared_memory op (PR #131399)

2025-03-14 Thread Valentin Clement バレンタイン クレメン via llvm-branch-commits
https://github.com/clementval created https://github.com/llvm/llvm-project/pull/131399 None >From 2dc9b157230a7e9b64fa1af7b2a30faaf8af2da9 Mon Sep 17 00:00:00 2001 From: Valentin Clement Date: Fri, 14 Mar 2025 14:47:31 -0700 Subject: [PATCH] [flang][cuda] Lower CUDA shared variable with cuf.s

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-binary-utilities Author: None (llvmbot) Changes Backport 8413f4d837a96458104f63bab72c751b8285a458 Requested by: @nikic --- Full diff: https://github.com/llvm/llvm-project/pull/131398.diff 2 Files Affected: - (modified) llvm/lib/ObjCopy/MachO/Ma

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/131398 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @drodriguez What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/131398 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/li

[llvm-branch-commits] [llvm] release/20.x: [llvm-objcopy] Apply encryptable offset to first segment, not section (#130517) (PR #131398)

2025-03-14 Thread via llvm-branch-commits
https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/131398 Backport 8413f4d837a96458104f63bab72c751b8285a458 Requested by: @nikic >From cb50aaf8a11b89f2785641fba5ffd4b67f566a32 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Daniel=20Rodr=C3=ADguez=20Troiti=C3=B1o?= Date: F

[llvm-branch-commits] [flang] [flang][cuda] Convert cuf.shared_memory operation to LLVM ops (PR #131396)

2025-03-14 Thread Valentin Clement バレンタイン クレメン via llvm-branch-commits
https://github.com/clementval created https://github.com/llvm/llvm-project/pull/131396 Convert the operation to `llvm.addressof` operation with `llvm.getelementptr` with the appropriate offset. >From bd44073dc01ff6b5dce02490eeceb8a52f2130b4 Mon Sep 17 00:00:00 2001 From: Valentin Clement Dat

[llvm-branch-commits] [flang] [flang][cuda] Compute offset on cuf.shared_memory ops (PR #131395)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-flang-fir-hlfir Author: Valentin Clement (バレンタイン クレメン) (clementval) Changes Add a pass to compute the size of the shared memory (static shared memory) and the offsets of each variables to be placed in shared memory. The global representing the shared m

[llvm-branch-commits] [flang] [flang][cuda] Compute offset on cuf.shared_memory ops (PR #131395)

2025-03-14 Thread Valentin Clement バレンタイン クレメン via llvm-branch-commits
https://github.com/clementval created https://github.com/llvm/llvm-project/pull/131395 Add a pass to compute the size of the shared memory (static shared memory) and the offsets of each variables to be placed in shared memory. The global representing the shared memory is also created during th

[llvm-branch-commits] [clang] [HLSL][NFC] Use builtin method builder to create default resource constructor (PR #131384)

2025-03-14 Thread Helena Kotas via llvm-branch-commits
https://github.com/hekota edited https://github.com/llvm/llvm-project/pull/131384 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [NFC][Cloning] Clean up comments in CloneFunctionInto (PR #129153)

2025-03-14 Thread Artem Pianykh via llvm-branch-commits
https://github.com/artempyanykh updated https://github.com/llvm/llvm-project/pull/129153 >From 3779d77170ceb62f7b896670cd86f1dca7469085 Mon Sep 17 00:00:00 2001 From: Artem Pianykh Date: Tue, 25 Feb 2025 13:07:40 -0800 Subject: [PATCH] [NFC][Cloning] Clean up comments in CloneFunctionInto Summ

[llvm-branch-commits] [clang] [HLSL][NFC] Use method builder to create default resource constructor (PR #131384)

2025-03-14 Thread Helena Kotas via llvm-branch-commits
https://github.com/hekota created https://github.com/llvm/llvm-project/pull/131384 Updates the `BuiltinTypeMethodBuilder` to support creating constructors and use it to create the default resource constructor. This enables us to have a shared code for implementing both builtin methods and cons

[llvm-branch-commits] [lld] [llvm] release/20.x: [lld][WebAssembly] Support for the custom-page-sizes WebAssembly proposal (#128942) (PR #129762)

2025-03-14 Thread via llvm-branch-commits
https://github.com/llvmbot updated https://github.com/llvm/llvm-project/pull/129762 >From 03fdc56648c828794749d6d9e8a7a0d28e26a4c6 Mon Sep 17 00:00:00 2001 From: Nick Fitzgerald Date: Tue, 4 Mar 2025 09:39:30 -0800 Subject: [PATCH] [lld][WebAssembly] Support for the custom-page-sizes WebAssemb

[llvm-branch-commits] [clang] [HLSL][NFC] Use method builder to create default resource constructor (PR #131384)

2025-03-14 Thread Helena Kotas via llvm-branch-commits
https://github.com/hekota edited https://github.com/llvm/llvm-project/pull/131384 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [libcxx] release/20.x: [libcxx] Add a missing include for __bit_iterator (#127015) (PR #131382)

2025-03-14 Thread via llvm-branch-commits
https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/131382 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [libcxx] release/20.x: [libcxx] Add a missing include for __bit_iterator (#127015) (PR #131382)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @philnik777 What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/131382 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/li

[llvm-branch-commits] [llvm] [NFC][Cloning] Move DebugInfoFinder decl closer to its place of usage (PR #129154)

2025-03-14 Thread Artem Pianykh via llvm-branch-commits
https://github.com/artempyanykh updated https://github.com/llvm/llvm-project/pull/129154 >From cf575ea42b6722ad90131bbb45f1104225a9f75d Mon Sep 17 00:00:00 2001 From: Artem Pianykh Date: Tue, 25 Feb 2025 13:09:23 -0800 Subject: [PATCH] [NFC][Cloning] Move DebugInfoFinder decl closer to its plac

[llvm-branch-commits] [llvm] [NFC][Cloning] Remove now unused CollectDebugInfoForCloning (PR #129152)

2025-03-14 Thread Artem Pianykh via llvm-branch-commits
https://github.com/artempyanykh updated https://github.com/llvm/llvm-project/pull/129152 >From 712ba5da1e8d68be2d2b4086e35f447828938d55 Mon Sep 17 00:00:00 2001 From: Artem Pianykh Date: Tue, 25 Feb 2025 13:02:37 -0800 Subject: [PATCH] [NFC][Cloning] Remove now unused CollectDebugInfoForCloning

[llvm-branch-commits] [llvm] [AMDGPU][GlobalISel] Allow forming s16 U/SBFX pre-regbankselect (PR #131309)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu @llvm/pr-subscribers-llvm-globalisel Author: Pierre van Houtryve (Pierre-vh) Changes Make s16 G_U/SBFX legal and widen them in RegBankSelect. This allows the set of BFX formation combines to work on s16 types. --- Patch is 95.48 KiB, tru

[llvm-branch-commits] [llvm] [AMDGPU][Legalizer] Widen i16 G_SEXT_INREG (PR #131308)

2025-03-14 Thread Pierre van Houtryve via llvm-branch-commits
https://github.com/Pierre-vh ready_for_review https://github.com/llvm/llvm-project/pull/131308 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [AMDGPU][GlobalISel] Allow forming s16 U/SBFX pre-regbankselect (PR #131309)

2025-03-14 Thread Pierre van Houtryve via llvm-branch-commits
https://github.com/Pierre-vh created https://github.com/llvm/llvm-project/pull/131309 Make s16 G_U/SBFX legal and widen them in RegBankSelect. This allows the set of BFX formation combines to work on s16 types. >From ee917df6c6e996135d1b08f924b6645649eafa0d Mon Sep 17 00:00:00 2001 From: pvanho

[llvm-branch-commits] [clang] Backport: [clang] fix matching of nested template template parameters (PR #130950)

2025-03-14 Thread Matheus Izvekov via llvm-branch-commits
mizvekov wrote: It complains about missing third-party header "fmt/format.h". Even after figuring out what that is and installing it, I can't get your project to build on a known-good compiler. I am not asking for a reduced reproducer, just a preprocessed one. You can do that by appending "-ge

[llvm-branch-commits] [libcxx] [libc++][format] Implements P3107R5 in . (PR #130500)

2025-03-14 Thread Mark de Wever via llvm-branch-commits
https://github.com/mordante updated https://github.com/llvm/llvm-project/pull/130500 >From c132aa555a38efde9b04c2a3f435ba598778c28d Mon Sep 17 00:00:00 2001 From: Mark de Wever Date: Sat, 30 Mar 2024 17:35:56 +0100 Subject: [PATCH 1/2] [libc++][format] Implements P3107R5 in . The followup pape

[llvm-branch-commits] [clang] [clang-tools-extra] [clang][HeuristicResolver] Default argument heuristic for template parameters (PR #131074)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clangd Author: Nathan Ridge (HighCommander4) Changes Fixes https://github.com/clangd/clangd/discussions/1056 --- Full diff: https://github.com/llvm/llvm-project/pull/131074.diff 3 Files Affected: - (modified) clang-tools-extra/clangd/unittests/XRefsT

[llvm-branch-commits] [libcxx] [libc++] Clang-tidy operator& hijacker. (PR #128366)

2025-03-14 Thread Mark de Wever via llvm-branch-commits
@@ -0,0 +1,47 @@ +//===--===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Apac

[llvm-branch-commits] [llvm] AMDGPU: Switch simplifydemandedbits-recursion.ll to generated checks (PR #131317)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/131317 >From c64c89f8277ed1bcbd0e5fa9f889d31b67f12003 Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Fri, 14 Mar 2025 18:06:43 +0700 Subject: [PATCH] AMDGPU: Switch simplifydemandedbits-recursion.ll to generated c

[llvm-branch-commits] [llvm] AMDGPU: Switch scheduler-subrange-crash.ll to generated checks (PR #131316)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/131316 >From 69d40c9315c409efdd612fc4f4f97663107918ef Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Fri, 14 Mar 2025 18:03:12 +0700 Subject: [PATCH] AMDGPU: Switch scheduler-subrange-crash.ll to generated checks

[llvm-branch-commits] [llvm] AMDGPU: Switch test to generated checks (PR #131315)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/131315 >From 7b23925faefc723e69bb5afc04a5b2c47fca178b Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Fri, 14 Mar 2025 17:04:33 +0700 Subject: [PATCH] AMDGPU: Switch test to generated checks I doubt this is testing

[llvm-branch-commits] [clang] [clang-tools-extra] [clang][HeuristicResolver] Default argument heuristic for template parameters (PR #131074)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-clang Author: Nathan Ridge (HighCommander4) Changes Fixes https://github.com/clangd/clangd/discussions/1056 --- Full diff: https://github.com/llvm/llvm-project/pull/131074.diff 3 Files Affected: - (modified) clang-tools-extra/clangd/unittests/XRefsTe

[llvm-branch-commits] [clang] [clang-tools-extra] [clang][HeuristicResolver] Default argument heuristic for template parameters (PR #131074)

2025-03-14 Thread Nathan Ridge via llvm-branch-commits
https://github.com/HighCommander4 ready_for_review https://github.com/llvm/llvm-project/pull/131074 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] AMDGPU: Switch scheduler-subrange-crash.ll to generated checks (PR #131316)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/131316 >From 9ce83f0ac4d3a856341617f698f5fd3261ca4554 Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Fri, 14 Mar 2025 18:03:12 +0700 Subject: [PATCH] AMDGPU: Switch scheduler-subrange-crash.ll to generated checks

[llvm-branch-commits] [llvm] [NFC][Cloning] Remove now unused CollectDebugInfoForCloning (PR #129152)

2025-03-14 Thread Artem Pianykh via llvm-branch-commits
https://github.com/artempyanykh updated https://github.com/llvm/llvm-project/pull/129152 >From 6b37028d86e1ebd8a4069bfa07fd657108398954 Mon Sep 17 00:00:00 2001 From: Artem Pianykh Date: Tue, 25 Feb 2025 13:02:37 -0800 Subject: [PATCH] [NFC][Cloning] Remove now unused CollectDebugInfoForCloning

[llvm-branch-commits] [llvm] [NFC][Cloning] Move DebugInfoFinder decl closer to its place of usage (PR #129154)

2025-03-14 Thread Artem Pianykh via llvm-branch-commits
https://github.com/artempyanykh updated https://github.com/llvm/llvm-project/pull/129154 >From 57c903cb893cde348fe3ac2edc474a32af2120fa Mon Sep 17 00:00:00 2001 From: Artem Pianykh Date: Tue, 25 Feb 2025 13:09:23 -0800 Subject: [PATCH] [NFC][Cloning] Move DebugInfoFinder decl closer to its plac

[llvm-branch-commits] [llvm] [NFC][Cloning] Clean up comments in CloneFunctionInto (PR #129153)

2025-03-14 Thread Artem Pianykh via llvm-branch-commits
https://github.com/artempyanykh updated https://github.com/llvm/llvm-project/pull/129153 >From cd22b5339a222d63c320b91d92f83b18f43e00c6 Mon Sep 17 00:00:00 2001 From: Artem Pianykh Date: Tue, 25 Feb 2025 13:07:40 -0800 Subject: [PATCH] [NFC][Cloning] Clean up comments in CloneFunctionInto Summ

[llvm-branch-commits] [llvm] [AMDGPU][SIFoldOperands] Fold some redundant bitmasks (PR #131311)

2025-03-14 Thread Pierre van Houtryve via llvm-branch-commits
Pierre-vh wrote: > [!WARNING] > This pull request is not mergeable via GitHub because a downstack PR is > open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/131311?utm_source=stack-comment-downstack-mergeability-warning

[llvm-branch-commits] [llvm] AMDGPU: Use generated tests in reg-coalescer-sched-crash.ll test (PR #131259)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
arsenm wrote: ### Merge activity * **Mar 14, 4:57 AM EDT**: A user started a stack merge that includes this pull request via [Graphite](https://app.graphite.dev/github/pr/llvm/llvm-project/131259). https://github.com/llvm/llvm-project/pull/131259 _

[llvm-branch-commits] [llvm] [AMDGPU] Dynamic VGPR support for llvm.amdgcn.cs.chain (PR #130094)

2025-03-14 Thread Mirko Brkušanin via llvm-branch-commits
@@ -1200,34 +1225,79 @@ bool AMDGPUCallLowering::lowerTailCall( if (!IsSibCall) CallSeqStart = MIRBuilder.buildInstr(AMDGPU::ADJCALLSTACKUP); - unsigned Opc = - getCallOpcode(MF, Info.Callee.isReg(), true, ST.isWave32(), CalleeCC); + bool IsChainCall = AMDGPU::isC

[llvm-branch-commits] [llvm] [AMDGPU] Precommit si-fold-bitmask.mir (PR #131310)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
arsenm wrote: > Then %2 being used as the shift amount. We can't eliminate the zext/trunc > because the generic opcode has no mention of reading only the lower bits, > AFAIK. We can fold the clamp of the shift amount into the shift instruction during selection as we know the instruction ignor

[llvm-branch-commits] [llvm] [AMDGPU][RegBankInfo] Promote scalar i16 and/or/xor to i32 (PR #131306)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm deleted https://github.com/llvm/llvm-project/pull/131306 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [AMDGPU][GlobalISel] Combine (sext (trunc (sext_in_reg x))) (PR #131312)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-llvm-globalisel Author: Pierre van Houtryve (Pierre-vh) Changes This is a bit of an akward pattern that can come up as a result of legalization and then widening of i16 operations to i32 in RegBankSelect on AMDGPU. This quick combine avoids redundant pa

[llvm-branch-commits] [llvm] [AMDGPU][GlobalISel] Combine (sext (trunc (sext_in_reg x))) (PR #131312)

2025-03-14 Thread Pierre van Houtryve via llvm-branch-commits
Pierre-vh wrote: > [!WARNING] > This pull request is not mergeable via GitHub because a downstack PR is > open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/131312?utm_source=stack-comment-downstack-mergeability-warning

[llvm-branch-commits] [llvm] [AMDGPU][RegBankInfo] Promote scalar i16 and/or/xor to i32 (PR #131306)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
@@ -2432,6 +2433,29 @@ void AMDGPURegisterBankInfo::applyMappingImpl( return; } +// 16-bit operations are VALU only, but can be promoted to 32-bit SALU. +// Packed 16-bit operations need to be scalarized and promoted. arsenm wrote: I'd still

[llvm-branch-commits] [llvm] AMDGPU: Switch test to generated checks (PR #131315)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/131315 >From 1b2648aa5b6f91032e35d53888fa521046c385fd Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Fri, 14 Mar 2025 17:04:33 +0700 Subject: [PATCH] AMDGPU: Switch test to generated checks I doubt this is testing

[llvm-branch-commits] [llvm] AMDGPU: Switch simplifydemandedbits-recursion.ll to generated checks (PR #131317)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/131317 >From 0bccd4581d72280722f34f28e87682dd27e59c5c Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Fri, 14 Mar 2025 18:06:43 +0700 Subject: [PATCH] AMDGPU: Switch simplifydemandedbits-recursion.ll to generated c

[llvm-branch-commits] [flang] [flang][OpenMP] Use OmpDirectiveSpecification in standalone directives (PR #131163)

2025-03-14 Thread Krzysztof Parzyszek via llvm-branch-commits
https://github.com/kparzysz updated https://github.com/llvm/llvm-project/pull/131163 >From 01dd3f55995e507ddee61e80e3eb29e35f722c0f Mon Sep 17 00:00:00 2001 From: Krzysztof Parzyszek Date: Mon, 10 Mar 2025 15:42:42 -0500 Subject: [PATCH 1/4] [flang][OpenMP] Use OmpDirectiveSpecification in sta

[llvm-branch-commits] [llvm] [AMDGPU] Dynamic VGPR support for llvm.amdgcn.cs.chain (PR #130094)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
@@ -0,0 +1,11 @@ +; RUN: not --crash llc -mtriple=amdgcn--amdpal -mcpu=gfx1200 -global-isel=1 -mattr=+wavefrontsize64 -verify-machineinstrs=0 < %s 2>&1 | FileCheck %s +; RUN: not llc -mtriple=amdgcn--amdpal -mcpu=gfx1200 -global-isel=0 -mattr=+wavefrontsize64 -verify-machineinst

[llvm-branch-commits] [llvm] [AMDGPU] Prevent SI_CS_CHAIN instruction from giving registers classes in generic instructions (PR #131329)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
arsenm wrote: > SI_CS_CHAIN adds register classes to generic instruction. This causes > legalize combiner to break. Break how? This should still work https://github.com/llvm/llvm-project/pull/131329 ___ llvm-branch-commits mailing list llvm-branch-co

[llvm-branch-commits] [llvm] AMDGPU: Switch simplifydemandedbits-recursion.ll to generated checks (PR #131317)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
arsenm wrote: > [!WARNING] > This pull request is not mergeable via GitHub because a downstack PR is > open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/131317?utm_source=stack-comment-downstack-mergeability-warning";

[llvm-branch-commits] [llvm] [AMDGPU] Prevent SI_CS_CHAIN instruction from giving registers classes in generic instructions (PR #131329)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
@@ -1278,7 +1278,11 @@ bool AMDGPUCallLowering::lowerTailCall( if (auto CI = dyn_cast(Arg.OrigValue)) { MIB.addImm(CI->getSExtValue()); } else { -MIB.addReg(Arg.Regs[0]); +Register Reg = Arg.Regs[0]; +if (!MRI.getVRegDef(Reg)->isCopy(

[llvm-branch-commits] [llvm] [AMDGPU] Prevent SI_CS_CHAIN instruction from giving registers classes in generic instructions (PR #131329)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
@@ -134,4 +134,193 @@ define amdgpu_cs_chain void @chain_preserve_call(<3 x i32> inreg %sgpr, { i32, p unreachable } +define amdgpu_cs_chain_preserve void @retry_vgpr_alloc.v20i32(<20 x i32> inreg %0) #10 { + ; GFX11-LABEL: name: retry_vgpr_alloc.v20i32 + ; GFX11: bb.1 (

[llvm-branch-commits] [llvm] [AMDGPU] Prevent SI_CS_CHAIN instruction from giving registers classes in generic instructions (PR #131329)

2025-03-14 Thread Ana Mihajlovic via llvm-branch-commits
https://github.com/mihajlovicana created https://github.com/llvm/llvm-project/pull/131329 SI_CS_CHAIN adds register classes to generic instruction. This causes legalize combiner to break. Patch fixes this issue by adding COPY instructions. >From 3e36fbad5d782690ef845f754f3203d9d79b0602 Mon Sep

[llvm-branch-commits] [llvm] [AMDGPU] Precommit si-fold-bitmask.mir (PR #131310)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
arsenm wrote: > GlobalISel unfortunately needs it. We can end up with things like a `G_LSHR` > with the shift amount being zext'd, and they're both lowered independently so > we have a `s_and_b32` of the shift amount. It should always be post legalize / post regbankselect combinable. Things ar

[llvm-branch-commits] [llvm] [AMDGPU] Dynamic VGPR support for llvm.amdgcn.cs.chain (PR #130094)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
@@ -1200,34 +1225,79 @@ bool AMDGPUCallLowering::lowerTailCall( if (!IsSibCall) CallSeqStart = MIRBuilder.buildInstr(AMDGPU::ADJCALLSTACKUP); - unsigned Opc = - getCallOpcode(MF, Info.Callee.isReg(), true, ST.isWave32(), CalleeCC); + bool IsChainCall = AMDGPU::isC

[llvm-branch-commits] [llvm] [AMDGPU] Prevent SI_CS_CHAIN instruction from giving registers classes in generic instructions (PR #131329)

2025-03-14 Thread via llvm-branch-commits
llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: Ana Mihajlovic (mihajlovicana) Changes SI_CS_CHAIN adds register classes to generic instruction. This causes legalize combiner to break. Patch fixes this issue by adding COPY instructions. --- Patch is 38.70 KiB, truncated to 20

[llvm-branch-commits] [llvm] AMDGPU: Replace unused permlane inputs with poison instead of undef (PR #131288)

2025-03-14 Thread Matt Arsenault via llvm-branch-commits
arsenm wrote: > This patch is relying on an undocumented assumption that poison is _not_ > propagated for all arguments of the intrinsic. The only folding of anything for target intrinsics is done explicitly here in this function https://github.com/llvm/llvm-project/pull/131288 __

[llvm-branch-commits] [llvm] [AMDGPU] Dynamic VGPR support for llvm.amdgcn.cs.chain (PR #130094)

2025-03-14 Thread Mirko Brkušanin via llvm-branch-commits
@@ -1200,34 +1225,79 @@ bool AMDGPUCallLowering::lowerTailCall( if (!IsSibCall) CallSeqStart = MIRBuilder.buildInstr(AMDGPU::ADJCALLSTACKUP); - unsigned Opc = - getCallOpcode(MF, Info.Callee.isReg(), true, ST.isWave32(), CalleeCC); + bool IsChainCall = AMDGPU::isC

[llvm-branch-commits] [llvm] [AMDGPU][RegBankInfo] Promote scalar i16 and/or/xor to i32 (PR #131306)

2025-03-14 Thread Pierre van Houtryve via llvm-branch-commits
https://github.com/Pierre-vh created https://github.com/llvm/llvm-project/pull/131306 See #64591 >From a9f0563665a6d2b69fdee0d826cb52d6651c3dc4 Mon Sep 17 00:00:00 2001 From: pvanhout Date: Wed, 5 Mar 2025 10:46:01 +0100 Subject: [PATCH] [AMDGPU][RegBankInfo] Promote scalar i16 and/or/xor to i

  1   2   >