Leo,
to the best of my knowledge or recollection P99SE does not support negative
clearances in rules. As well, a zero clearance will allow for everything up to but not
including touching. So in P99SE there is no manner by which you can do a rule that
allows overlap or touching without generating a violation. The only option would to
have no rule but this will only work in some limited cases as well.
Sincerely,
Brad Velander.
Lead PCB Designer
Norsat International Inc.
Microwave Products
Tel (604) 292-9089 (direct line)
Fax (604) 292-9010
email: [EMAIL PROTECTED]
http://www.norsat.com
> -----Original Message-----
> From: Leo Potjewijd [mailto:[EMAIL PROTECTED]
> Sent: Wednesday, August 13, 2003 9:12 AM
> To: [EMAIL PROTECTED]
> Subject: [PEDA] DRC = disfunctional rule concoction?
>
>
> Hello fellow designers,
>
> I just ran (again) into asomething weird concerning the online DRC of
> P98SE/SP6.
> It may
> I have a general rule stating that the minimum distance
> between a hole (via
> or pad) and an SMD-pad must be 8 mils, regardless of net. Handy rule,
> prevents solder loss during reflow. It even works.....:)
> Now I have a few (SMD) programming pads on the board, to be
> used with a
> special connector. No SMD component will ever be fitted onto
> those pads, so
> solder loss is no problem. I want to be able to put vias in
> those pads, so
> I made a special pad class "non-SMD" and made all the
> programming pads a
> member of that class. Next I made a rule stating that members
> of pad class
> "non-SMD" do not need any clearance to holes (min clearance = 0).
>
> Alas, the via and program pad both get a clearance violation
> ON THE RULE
> THAT STATES ZERO CLEARANCE ! I know it is that rule, because
> all other
> rules (including the solder loss prevention rule) are
> switched off. Even
> negative clearances (great or small) produce a violation....
> When I ask what rules apply to these primitives I find that
> the "non-SMD"
> rule DOES apply....
>
> Clearly there must be something wrong with the understanding or
> interpretation odf rules, be it mine, Protels' or both. Is
> there anyone
> among the expert users who can explain this?
>
> As always, any help or insight is greatly appreceated.
>
>
> Leo Potjewijd
> hardware designer
> IE Keyprocessor bv.
>
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
