[Qemu-devel] [PATCH v2 1/2] slirp: Add "query-usernet" QMP command

2018-02-26 Thread Fam Zheng
HMP "info usernet" has been available but it isn't ideal for programed use cases. This closes the gap in QMP by adding a counterpart "query-usernet" command. It is basically translated from the HMP slirp_connection_info() loop, which now calls the QMP implementation and prints the data, just like

[Qemu-devel] [PATCH qemu v2] qmp: Add qom-list-properties to list QOM object properties

2018-02-26 Thread Alexey Kardashevskiy
There is already 'device-list-properties' which does most of the job, however it does not handle everything returned by qom-list-types such as machines as they inherit directly from TYPE_OBJECT and not TYPE_DEVICE. It does not handle abstract classes either. This adds a new qom-list-properties

Re: [Qemu-devel] [PATCH v4 4/7] qdev: add hotpluggable to DeviceState

2018-02-26 Thread Gerd Hoffmann
Hi, > > The connection between QemuConsole and User Interface (i.e. gtk, spice, > > ...) is a bit more flexible. But also not really designed for hotplug > > as QemuConsole is not hotpluggable in the first place ... > > > > We could drop the display property and use two devices instead. > >

Re: [Qemu-devel] [PATCH v4 0/7] vfio: add display support

2018-02-26 Thread Gerd Hoffmann
On Fri, Feb 23, 2018 at 10:05:17AM +0100, Gerd Hoffmann wrote: > > Hi Gerd, > > > > It's a little bit concerning that the only way we can test the > > region-based display support is with proprietary drivers that nobody > > but NVIDIA has at this point. Have you considered adding region-based >

Re: [Qemu-devel] [PULL 0/4] Linux user for 2.12 patches

2018-02-26 Thread Laurent Vivier
Le 25/02/2018 à 19:13, no-re...@patchew.org a écrit : > Hi, > > This series failed build test on s390x host. Please find the details below. > > Type: series > Message-id: 20180225175928.13101-1-laur...@vivier.eu > Subject: [Qemu-devel] [PULL 0/4] Linux user for 2.12 patches > ... > === TEST

Re: [Qemu-devel] [PATCH qemu v7 2/4] vfio/pci: Relax DMA map errors for MMIO regions

2018-02-26 Thread Alexey Kardashevskiy
On 19/02/18 13:46, Alexey Kardashevskiy wrote: > On 16/02/18 16:28, David Gibson wrote: >> On Wed, Feb 14, 2018 at 08:55:41AM -0700, Alex Williamson wrote: >>> On Wed, 14 Feb 2018 19:09:16 +1100 >>> Alexey Kardashevskiy wrote: >>> On 14/02/18 12:33, David Gibson wrote: >

Re: [Qemu-devel] QEMU GSoC 2018 Project Idea (Apply polling to QEMU NVMe)

2018-02-26 Thread Paolo Bonzini
On 25/02/2018 23:52, Huaicheng Li wrote: > I remember there were some discussions back in 2015 about this, but I > don't see it finally done. For this project, I think we can go in three > steps: (1). add the shadow doorbell buffer support into QEMU NVMe > emulation, this will reduce # of

Re: [Qemu-devel] [qemu-s390x] [PATCH v1] numa: s390x has no NUMA

2018-02-26 Thread Claudio Imbrenda
On Fri, 23 Feb 2018 18:36:57 +0100 David Hildenbrand wrote: > Right now it is possible to crash QEMU for s390x by providing e.g. > -numa node,nodeid=0,cpus=0-1 > > Problem is, that numa.c uses mc->cpu_index_to_instance_props as an > indicator whether NUMA is supported by a

Re: [Qemu-devel] [PATCH] macio: fix NULL pointer dereference when issuing IDE trim

2018-02-26 Thread Anton Nefedov
On 23/2/2018 9:47 PM, Mark Cave-Ayland wrote: Commit ef0e64a983 "ide: pass IDEState to trim AIO callback" changed the IDE trim callback from using a BlockBackend to an IDEState but forgot to update the dma_blk_io() call in hw/ide/macio.c accordingly. I somehow missed this whole macio part

Re: [Qemu-devel] [PATCH V4 3/3] tests: Add migration test for aarch64

2018-02-26 Thread Andrew Jones
On Fri, Feb 23, 2018 at 04:13:08PM -0600, Wei Huang wrote: > > > On 02/22/2018 03:00 AM, Andrew Jones wrote: > > On Wed, Feb 21, 2018 at 10:44:17PM -0600, Wei Huang wrote: > >> This patch adds migration test support for aarch64. The test code, which > >> implements the same functionality as x86,

Re: [Qemu-devel] [PATCH V5 3/4] tests/migration: Add migration-test header file

2018-02-26 Thread Andrew Jones
On Fri, Feb 23, 2018 at 03:58:57PM -0600, Wei Huang wrote: > This patch moves the settings related migration-test from the > migration-test.c file to a seperate header file. It also renames the > x86-a-b-bootblock.s file extension from .s to .S, allowing gcc > pre-processor to include the C-style

Re: [Qemu-devel] [PATCH V5 2/4] tests/migration: Convert the boot block compilation script into Makefile

2018-02-26 Thread Andrew Jones
On Fri, Feb 23, 2018 at 03:58:56PM -0600, Wei Huang wrote: > The x86 boot block header currently is generated with a shell script. > To better support other CPUs (e.g. aarch64), we convert the script > into Makefile. This allows us to 1) support cross-compilation easily, > and 2) avoid creating a

Re: [Qemu-devel] [PATCH V5 1/4] rules: Move cross compilation auto detection functions to rules.mak

2018-02-26 Thread Andrew Jones
On Fri, Feb 23, 2018 at 03:58:55PM -0600, Wei Huang wrote: > This patch moves the auto detection functions for cross compilation from > roms/Makefile to rules.mak. So the functions can be shared among Makefiles > in QEMU. > > Signed-off-by: Wei Huang > --- > roms/Makefile | 24

Re: [Qemu-devel] [PATCH v1] numa: s390x has no NUMA

2018-02-26 Thread Christian Borntraeger
On 02/23/2018 06:36 PM, David Hildenbrand wrote: > Right now it is possible to crash QEMU for s390x by providing e.g. > -numa node,nodeid=0,cpus=0-1 > > Problem is, that numa.c uses mc->cpu_index_to_instance_props as an > indicator whether NUMA is supported by a machine type. We don't >

Re: [Qemu-devel] [PATCH v2 2/3] migration: use the free page reporting feature from balloon

2018-02-26 Thread Wang, Wei W
On Monday, February 26, 2018 1:07 PM, Wei Wang wrote: > On 02/09/2018 07:50 PM, Dr. David Alan Gilbert wrote: > > * Wei Wang (wei.w.w...@intel.com) wrote: > >> Use the free page reporting feature from the balloon device to clear > >> the bits corresponding to guest free pages from the dirty

Re: [Qemu-devel] [PATCH v1] numa: s390x has no NUMA

2018-02-26 Thread David Hildenbrand
On 26.02.2018 10:20, Christian Borntraeger wrote: > > > On 02/23/2018 06:36 PM, David Hildenbrand wrote: >> Right now it is possible to crash QEMU for s390x by providing e.g. >> -numa node,nodeid=0,cpus=0-1 >> >> Problem is, that numa.c uses mc->cpu_index_to_instance_props as an >> indicator

Re: [Qemu-devel] [PATCH 01/19] target/hppa: Use DisasContextBase.is_jmp

2018-02-26 Thread Philippe Mathieu-Daudé
On 02/17/2018 05:31 PM, Richard Henderson wrote: > Instead of returning DisasJumpType, immediately store it. neat! > Signed-off-by: Richard Henderson Reviewed-by: Philippe Mathieu-Daudé > --- > target/hppa/translate.c | 971 >

Re: [Qemu-devel] [PATCH V5 4/4] tests: Add migration test for aarch64

2018-02-26 Thread Andrew Jones
On Fri, Feb 23, 2018 at 03:58:58PM -0600, Wei Huang wrote: > This patch adds migration test support for aarch64. The test code, which > implements the same functionality as x86, is booted as a kernel in qemu. > Here are the design choices we make for aarch64: > > * We choose this -kernel

Re: [Qemu-devel] [PATCH V5 3/4] tests/migration: Add migration-test header file

2018-02-26 Thread Andrew Jones
On Fri, Feb 23, 2018 at 03:58:57PM -0600, Wei Huang wrote: > This patch moves the settings related migration-test from the > migration-test.c file to a seperate header file. It also renames the > x86-a-b-bootblock.s file extension from .s to .S, allowing gcc > pre-processor to include the C-style

Re: [Qemu-devel] [edk2] [PATCH 4/7] ovmf: link with Tcg2Pei module

2018-02-26 Thread Laszlo Ersek
On 02/23/18 14:23, marcandre.lur...@redhat.com wrote: > From: Marc-André Lureau > > This module will initialize TPM device, measure reported FVs and BIOS > version. > > CC: Laszlo Ersek > CC: Stefan Berger >

Re: [Qemu-devel] [PATCH V5 4/4] tests: Add migration test for aarch64

2018-02-26 Thread Andrew Jones
On Mon, Feb 26, 2018 at 10:30:31AM +0100, Andrew Jones wrote: > On Fri, Feb 23, 2018 at 03:58:58PM -0600, Wei Huang wrote: > > +/* aarch64 virt machine physical memory starts at 0x4000, which > > + * is also the kernel loader base address. It should be fine to > > It's not the

[Qemu-devel] [PATCH 7/8] WHXP Removes the use of WHvGetExitContextSize

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
The use of WHvGetExitContextSize will break ABI compatibility if the platform changes the context size while a qemu compiled executable does not recompile. To avoid this we now use sizeof and let the platform determine which version of the struction was passed for ABI compatibility.

Re: [Qemu-devel] [qemu-s390x] [PULL-for-s390x 06/14] s390-ccw: parse and set boot menu options

2018-02-26 Thread Collin L. Walling
On 02/26/2018 01:48 PM, Cornelia Huck wrote: On Mon, 26 Feb 2018 11:42:29 +0100 Thomas Huth wrote: From: "Collin L. Walling" Set boot menu options for an s390 guest and store them in the iplb. These options are set via the QEMU command line

[Qemu-devel] [PATCH 2/8] Resolves WHPX breaking changes in SDK 17095

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
1. Fixes the changes required to the WHvTryMmioEmulation, WHvTryIoEmulation, and WHvEmulatorCreateEmulator based on the new VpContext forwarding. 2. Removes the WHvRunVpExitReasonAlerted case. Signed-off-by: Justin Terry (VM) --- target/i386/whpx-all.c | 26

[Qemu-devel] [PATCH 5/8] Fix WHPX typo in 'mmio'

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
Renames the usage of 'memio' to 'mmio' in the emulator callbacks. Signed-off-by: Justin Terry (VM) --- target/i386/whpx-all.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/target/i386/whpx-all.c b/target/i386/whpx-all.c index

[Qemu-devel] [PATCH V6 1/4] rules: Move cross compilation auto detection functions to rules.mak

2018-02-26 Thread Wei Huang
This patch moves the auto detection functions for cross compilation from roms/Makefile to rules.mak. So the functions can be shared among Makefiles in QEMU. Signed-off-by: Wei Huang Reviewed-by: Andrew Jones --- roms/Makefile | 24 +++-

Re: [Qemu-devel] [PATCH V4 3/3] tests: Add migration test for aarch64

2018-02-26 Thread Wei Huang
On 02/26/2018 03:03 AM, Andrew Jones wrote: > On Fri, Feb 23, 2018 at 04:13:08PM -0600, Wei Huang wrote: >> >> >> On 02/22/2018 03:00 AM, Andrew Jones wrote: >>> On Wed, Feb 21, 2018 at 10:44:17PM -0600, Wei Huang wrote: This patch adds migration test support for aarch64. The test code,

Re: [Qemu-devel] [qemu-s390x] [PULL-for-s390x 06/14] s390-ccw: parse and set boot menu options

2018-02-26 Thread Collin L. Walling
On 02/26/2018 02:29 PM, Collin L. Walling wrote: On 02/26/2018 01:48 PM, Cornelia Huck wrote: On Mon, 26 Feb 2018 11:42:29 +0100 Thomas Huth wrote: [...]   3 files changed, 66 insertions(+), 4 deletions(-) +static void s390_ipl_set_boot_menu(S390IPLState *ipl) +{ +   

Re: [Qemu-devel] [PATCH] HMP: Initialize err before using

2018-02-26 Thread Dr. David Alan Gilbert
* Zhangjixiang (jixiang_zh...@h3c.com) wrote: > From 295640e6f4aa83b843e245bb1af9995be37de84d Mon Sep 17 00:00:00 2001 > From: zhangjixiang > Date: Sun, 25 Feb 2018 09:47:51 +0800 > Subject: [PATCH] HMP: Initialize err before using > > When bdrv_snapshot_delete return

Re: [Qemu-devel] [PATCH V5 2/4] tests/migration: Convert the boot block compilation script into Makefile

2018-02-26 Thread Dr. David Alan Gilbert
* Wei Huang (w...@redhat.com) wrote: > The x86 boot block header currently is generated with a shell script. > To better support other CPUs (e.g. aarch64), we convert the script > into Makefile. This allows us to 1) support cross-compilation easily, > and 2) avoid creating a script file for every

Re: [Qemu-devel] [PULL-for-s390x 06/14] s390-ccw: parse and set boot menu options

2018-02-26 Thread Cornelia Huck
On Mon, 26 Feb 2018 11:42:29 +0100 Thomas Huth wrote: > From: "Collin L. Walling" > > Set boot menu options for an s390 guest and store them in > the iplb. These options are set via the QEMU command line > option: > > -boot

[Qemu-devel] [RFC] qemu-img: Drop BLK_ZERO from convert

2018-02-26 Thread Max Reitz
There are filesystems (among which is tmpfs) that have a hard time reporting allocation status. That is definitely a bug in them. However, there is no good reason why qemu-img convert should query the allocation status in the first place. It does zero detection by itself anyway, so we can

[Qemu-devel] [PATCH V6 3/4] tests/migration: Add migration-test header file

2018-02-26 Thread Wei Huang
This patch moves the settings related migration-test from the migration-test.c file to a seperate header file. It also renames the x86-a-b-bootblock.s file extension from .s to .S, allowing gcc pre-processor to include the C-style header file correctly. Signed-off-by: Wei Huang

[Qemu-devel] [PATCH 1/8] Fixing WHPX casing to match SDK

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
Fixes an issue where the SDK that was releases had a different casing for the *.h and *.lib files causing a build break if linked directly from Windows Kits. Signed-off-by: Justin Terry (VM) --- configure | 10 +- target/i386/whpx-all.c | 4 ++-- 2

[Qemu-devel] [PATCH 0/8] WHPX updates based on the 17095 insider sdk.

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
This change set includes fixes for two breaking changes that were introduced in the Windows Insider SDK 17095. First, the casing of the headers/libs changed such that a direct reference out of Windows Kits will fail during compile on case sensitive file systems. Second, a few API's were modified

[Qemu-devel] [PATCH 8/8] WHPX improve interrupt notification registration

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
Improves the usage of the InterruptNotification registration by skipping the additional call to WHvSetVirtualProcessorRegisters if we have already registered for the window exit. Signed-off-by: Justin Terry (VM) --- target/i386/whpx-all.c | 7 +++ 1 file changed, 3

[Qemu-devel] [PATCH V6 4/4] tests: Add migration test for aarch64

2018-02-26 Thread Wei Huang
This patch adds migration test support for aarch64. The test code, which implements the same functionality as x86, is booted as a kernel in qemu. Here are the design choices we make for aarch64: * We choose this -kernel approach because aarch64 QEMU doesn't provide a built-in fw like x86

[Qemu-devel] [PATCH 6/8] Fix WHPX issue leaking tpr values

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
Fixes an issue where if the tpr is assigned to the array but not a different value from what is already expected on the vp the code will skip incrementing the reg_count. In this case its possible that we set an invalid memory section of the next call for DeliverabilityNotifications that was not

Re: [Qemu-devel] [PATCH v2 08/29] qapi-gen: New common driver for code and doc generators

2018-02-26 Thread Eric Blake
On 02/23/2018 11:20 AM, Markus Armbruster wrote: Eric Blake writes: On 02/11/2018 03:35 AM, Markus Armbruster wrote: Whenever qapi-schema.json changes, we run six programs eleven times to update eleven files. Similar for qga/qapi-schema.json. This is silly. Replace the

[Qemu-devel] [PATCH 3/8] Remove unnecessary WHPX __debugbreak();

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
Minor code cleanup. The calls to __debugbreak() are not required and should no longer be used to prevent unnecessary breaks. Signed-off-by: Justin Terry (VM) --- target/i386/whpx-all.c | 12 1 file changed, 12 deletions(-) diff --git a/target/i386/whpx-all.c

[Qemu-devel] [PATCH 4/8] Fix WHPX additional lock acquisition

2018-02-26 Thread Justin Terry (VM) via Qemu-devel
The code already is holding the qemu_mutex for the IO thread. We do not need to additionally take the lock again in this case. Signed-off-by: Justin Terry (VM) --- target/i386/whpx-all.c | 2 -- 1 file changed, 2 deletions(-) diff --git a/target/i386/whpx-all.c

Re: [Qemu-devel] [PATCH V5 2/4] tests/migration: Convert the boot block compilation script into Makefile

2018-02-26 Thread Wei Huang
On 02/26/2018 12:01 PM, Dr. David Alan Gilbert wrote: > * Wei Huang (w...@redhat.com) wrote: >> The x86 boot block header currently is generated with a shell script. >> To better support other CPUs (e.g. aarch64), we convert the script >> into Makefile. This allows us to 1) support

[Qemu-devel] [PATCH V6 0/4] tests: Add migration test for aarch64

2018-02-26 Thread Wei Huang
This patchset adds a migration test for aarch64. It leverages Dave Gilbert's recent patch "tests/migration: Add source to PC boot block" to create a new test case for aarch64. V5->V6: * Add Reviewed-by to patch 1-3 * Add more design notes in patch 4 (aarch64 assembly compilation, bin space)

[Qemu-devel] [PATCH V6 2/4] tests/migration: Convert the boot block compilation script into Makefile

2018-02-26 Thread Wei Huang
The x86 boot block header currently is generated with a shell script. To better support other CPUs (e.g. aarch64), we convert the script into Makefile. This allows us to 1) support cross-compilation easily, and 2) avoid creating a script file for every architecture. Signed-off-by: Wei Huang

[Qemu-devel] [Bug 1432103] Re: error in x86 executable segment permission check

2018-02-26 Thread Thomas Huth
Triaging old bug tickets... can you still reproduce this issue with the latest version of QEMU? Or could we close this ticket nowadays? Can you provide a binary to reproduce this issue? ** Changed in: qemu Status: New => Incomplete -- You received this bug notification because you are a

[Qemu-devel] [PATCH v7 04/23] RISC-V Disassembler

2018-02-26 Thread Michael Clark
The RISC-V disassembler has no dependencies outside of the 'disas' directory so it can be applied independently. The majority of the disassembler is machine-generated from instruction set metadata: - https://github.com/michaeljclark/riscv-meta Expected checkpatch errors for consistency and

[Qemu-devel] [PATCH v7 07/23] RISC-V GDB Stub

2018-02-26 Thread Michael Clark
GDB Register read and write routines. Reviewed-by: Richard Henderson Signed-off-by: Michael Clark --- target/riscv/gdbstub.c | 62 ++ 1 file changed, 62 insertions(+) create mode 100644

[Qemu-devel] [PATCH v7 06/23] RISC-V FPU Support

2018-02-26 Thread Michael Clark
Helper routines for FPU instructions and NaN definitions. Reviewed-by: Richard Henderson Signed-off-by: Michael Clark --- fpu/softfloat-specialize.h | 7 +- target/riscv/fpu_helper.c | 373 + 2 files

[Qemu-devel] [PATCH v7 01/23] RISC-V Maintainers

2018-02-26 Thread Michael Clark
Add Michael Clark, Palmer Dabbelt, Sagar Karandikar and Bastian Koppelmann as RISC-V Maintainers. Reviewed-by: Richard Henderson Reviewed-by: Alistair Francis Signed-off-by: Michael Clark --- MAINTAINERS | 11

[Qemu-devel] [PATCH v7 20/23] SiFive RISC-V PRCI Block

2018-02-26 Thread Michael Clark
Simple model of the PRCI (Power, Reset, Clock, Interrupt) to emulate register reads made by the SDK BSP. Acked-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/sifive_prci.c | 89 ++

Re: [Qemu-devel] [PATCH v7 00/23] RISC-V QEMU Port Submission

2018-02-26 Thread Michael Clark
I've pushed a signed tag which includes the cover letter for the pull request. https://github.com/riscv/riscv-qemu/releases/tag/riscv-qemu-upstream-v7 Apologies. I'm not exactly sure how to format a pull request email. On Tue, Feb 27, 2018 at 11:17 AM, Michael Clark wrote: >

Re: [Qemu-devel] [PATCH v2 22/29] qapi: Generate separate .h, .c for each module

2018-02-26 Thread Eric Blake
On 02/23/2018 11:41 AM, Markus Armbruster wrote: +++ b/Makefile @@ -92,10 +92,70 @@ include $(SRC_PATH)/rules.mak GENERATED_FILES = qemu-version.h config-host.h qemu-options.def GENERATED_FILES += qapi-builtin-types.h qapi-builtin-types.c GENERATED_FILES += qapi-types.h qapi-types.c

Re: [Qemu-devel] [PATCH v7 0/4] cryptodev: add vhost support

2018-02-26 Thread no-reply
Hi, This series failed docker-mingw@fedora build test. Please find the testing commands and their output below. If you have Docker installed, you can probably reproduce it locally. Type: series Message-id: cover.1519647019.git.arei.gong...@huawei.com Subject: [Qemu-devel] [PATCH v7 0/4]

[Qemu-devel] [PATCH v2] ppc: Fix size of ppc64 xer register

2018-02-26 Thread Michael Matz
The normal gdb definition of the XER registers is only 32 bit, and that's what the current version of power64-core.xml also says (seems copied from gdb's). But qemu's idea of the XER register is target_ulong (in CPUPPCState, ppc_gdb_register_len and ppc_cpu_gdb_read_register) That mismatch leads

[Qemu-devel] [PATCH v7 21/23] SiFive Freedom E300 RISC-V Machine

2018-02-26 Thread Michael Clark
This provides a RISC-V Board compatible with the the SiFive E300 SDK. The following machine is implemented: - 'sifive_e300'; CLINT, PLIC, UART, AON, GPIO, QSPI, PWM Acked-by: Richard Henderson Signed-off-by: Michael Clark ---

[Qemu-devel] [PATCH v7 14/23] SiFive RISC-V CLINT Block

2018-02-26 Thread Michael Clark
The CLINT (Core Local Interruptor) device provides real-time clock, timer and interprocessor interrupts based on SiFive's CLINT specification. Acked-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/sifive_clint.c | 254

[Qemu-devel] [PATCH v7 05/23] RISC-V CPU Helpers

2018-02-26 Thread Michael Clark
Privileged control and status register helpers and page fault handling. Reviewed-by: Richard Henderson Signed-off-by: Michael Clark --- target/riscv/helper.c| 503 target/riscv/helper.h| 78 ++

[Qemu-devel] [PATCH v7 18/23] RISC-V VirtIO Machine

2018-02-26 Thread Michael Clark
RISC-V machine with device-tree, 16550a UART and VirtIO MMIO. The following machine is implemented: - 'virt'; CLINT, PLIC, 16550A UART, VirtIO MMIO, device-tree Acked-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/virt.c

[Qemu-devel] [PATCH v7 16/23] RISC-V Spike Machines

2018-02-26 Thread Michael Clark
RISC-V machines compatble with Spike aka riscv-isa-sim, the RISC-V Instruction Set Simulator. The following machines are implemented: - 'spike_v1.9'; HTIF console, config-string, Privileged ISA Version 1.9.1 - 'spike_v1.10'; HTIF console, device-tree, Privileged ISA Version 1.10 Acked-by:

[Qemu-devel] [PATCH v7 12/23] RISC-V HTIF Console

2018-02-26 Thread Michael Clark
HTIF (Host Target Interface) provides console emulation for QEMU. HTIF allows identical copies of BBL (Berkeley Boot Loader) and linux to run on both Spike and QEMU. BBL provides HTIF console access via the SBI (Supervisor Binary Interface) and the linux kernel SBI console. The HTIT chardev

[Qemu-devel] [PATCH v7 13/23] RISC-V HART Array

2018-02-26 Thread Michael Clark
Holds the state of a heterogenous array of RISC-V hardware threads. Reviewed-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/riscv_hart.c | 89 +++ include/hw/riscv/riscv_hart.h | 39

[Qemu-devel] [PATCH v7 23/23] RISC-V Build Infrastructure

2018-02-26 Thread Michael Clark
This adds RISC-V into the build system enabling the following targets: - riscv32-softmmu - riscv64-softmmu - riscv32-linux-user - riscv64-linux-user This adds defaults configs for RISC-V, enables the build for the RISC-V CPU core, hardware, and Linux User Emulation. The 'qemu-binfmt-conf.sh'

Re: [Qemu-devel] [PATCH v7 00/23] RISC-V QEMU Port Submission

2018-02-26 Thread no-reply
Hi, This series seems to have some coding style problems. See output below for more information: Type: series Message-id: 1519683480-33201-1-git-send-email-...@sifive.com Subject: [Qemu-devel] [PATCH v7 00/23] RISC-V QEMU Port Submission === TEST SCRIPT BEGIN === #!/bin/bash BASE=base n=1

Re: [Qemu-devel] [PULL v2 1/6] tpm: Set the flags of the CMD_INIT command to 0

2018-02-26 Thread Stefan Berger
Michael, can you please apply this patch to stable? git cherry-pick 302705876 Regards, Stefan The flags of the CMD_INIT control channel command were not initialized properly. Fix this and set to 0. Signed-off-by: Stefan Berger Reviewed-by: Marc-André Lureau

[Qemu-devel] [PATCH v7 03/23] RISC-V CPU Core Definition

2018-02-26 Thread Michael Clark
Add CPU state header, CPU definitions and initialization routines Reviewed-by: Richard Henderson Signed-off-by: Michael Clark --- target/riscv/cpu.c | 390 + target/riscv/cpu.h | 275

[Qemu-devel] [PATCH v7 02/23] RISC-V ELF Machine Definition

2018-02-26 Thread Michael Clark
Define RISC-V ELF machine EM_RISCV 243 Reviewed-by: Richard Henderson Reviewed-by: Alistair Francis Signed-off-by: Michael Clark --- include/elf.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/include/elf.h

[Qemu-devel] [PATCH v7 00/23] RISC-V QEMU Port Submission

2018-02-26 Thread Michael Clark
QEMU RISC-V Emulation Support (RV64GC, RV32GC) With this reelase we have contacted all contributors and have received agreement to re-license their work as GPLv2+. This release also updates linux-user/riscv/termbits.h which should fix S390 builds. The spike_v1.9 machine has been renamed to

[Qemu-devel] [PATCH v7 11/23] Add symbol table callback interface to load_elf

2018-02-26 Thread Michael Clark
The RISC-V HTIF (Host Target Interface) console device requires access to the symbol table to locate the 'tohost' and 'fromhost' symbols. Reviewed-by: Richard Henderson Signed-off-by: Michael Clark --- hw/core/loader.c | 18 --

[Qemu-devel] [PATCH v7 17/23] SiFive RISC-V Test Finisher

2018-02-26 Thread Michael Clark
Test finisher memory mapped device used to exit simulation. Acked-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/sifive_test.c | 93 ++ include/hw/riscv/sifive_test.h | 42

[Qemu-devel] [PATCH v7 19/23] SiFive RISC-V UART Device

2018-02-26 Thread Michael Clark
QEMU model of the UART on the SiFive E300 and U500 series SOCs. BBL supports the SiFive UART for early console access via the SBI (Supervisor Binary Interface) and the linux kernel SBI console. The SiFive UART implements the pre qom legacy interface consistent with the 16550a UART in

[Qemu-devel] [PATCH v7 22/23] SiFive Freedom U500 RISC-V Machine

2018-02-26 Thread Michael Clark
This provides a RISC-V Board compatible with the the SiFive U500 SDK. The following machine is implemented: - 'sifive_u500'; CLINT, PLIC, UART, device-tree Acked-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/sifive_u500.c

Re: [Qemu-devel] [PATCH v3 24/29] vhost-user: Add VHOST_USER_POSTCOPY_END message

2018-02-26 Thread Michael S. Tsirkin
On Fri, Feb 16, 2018 at 01:16:20PM +, Dr. David Alan Gilbert (git) wrote: > From: "Dr. David Alan Gilbert" > > This message is sent just before the end of postcopy to get the > client to stop using userfault since we wont respond to any more > requests. It should close

Re: [Qemu-devel] intel-iommu and vhost: Do we need 'device-iotlb' and 'ats'?

2018-02-26 Thread Jintack Lim
Hi Eric, On Mon, Feb 26, 2018 at 5:14 AM, Auger Eric wrote: > Hi Jintack, > > On 21/02/18 05:03, Jintack Lim wrote: >> Hi, >> >> I'm using vhost with the virtual intel-iommu, and this page[1] shows >> the QEMU command line example. >> >> qemu-system-x86_64 -M

Re: [Qemu-devel] [PATCH v4 0/7] vfio: add display support

2018-02-26 Thread Alex Williamson
On Mon, 26 Feb 2018 09:35:51 +0100 Gerd Hoffmann wrote: > On Fri, Feb 23, 2018 at 10:05:17AM +0100, Gerd Hoffmann wrote: > > > Hi Gerd, > > > > > > It's a little bit concerning that the only way we can test the > > > region-based display support is with proprietary drivers

[Qemu-devel] [Bug 1429034] Re: qemu abort in qemu_coroutine_enter when multi-thread writing

2018-02-26 Thread Thomas Huth
Triaging old bug tickets... can you still reproduce this issue with the latest version of QEMU? Or could we close this ticket nowadays? ** Changed in: qemu Status: New => Incomplete -- You received this bug notification because you are a member of qemu- devel-ml, which is subscribed to

[Qemu-devel] [PATCH v7 09/23] RISC-V Physical Memory Protection

2018-02-26 Thread Michael Clark
Implements the physical memory protection extension as specified in Privileged ISA Version 1.10. PMP (Physical Memory Protection) is as-of-yet unused and needs testing. The SiFive verification team have PMP test cases that will be run. Nothing currently depends on PMP support. It would be

[Qemu-devel] [PATCH v7 15/23] SiFive RISC-V PLIC Block

2018-02-26 Thread Michael Clark
The PLIC (Platform Level Interrupt Controller) device provides a parameterizable interrupt controller based on SiFive's PLIC specification. Acked-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/sifive_plic.c | 505

[Qemu-devel] [PATCH v7 08/23] RISC-V TCG Code Generation

2018-02-26 Thread Michael Clark
TCG code generation for the RV32IMAFDC and RV64IMAFDC. The QEMU RISC-V code generator has complete coverage for the Base ISA v2.2, Privileged ISA v1.9.1 and Privileged ISA v1.10: - RISC-V Instruction Set Manual Volume I: User-Level ISA Version 2.2 - RISC-V Instruction Set Manual Volume II:

[Qemu-devel] [PATCH v8 1/4] cryptodev: add vhost-user as a new cryptodev backend

2018-02-26 Thread Jay Zhou
From: Gonglei Usage: -chardev socket,id=charcrypto0,path=/path/to/your/socket -object cryptodev-vhost-user,id=cryptodev0,chardev=charcrypto0 -device virtio-crypto-pci,id=crypto0,cryptodev=cryptodev0 Signed-off-by: Gonglei Signed-off-by:

[Qemu-devel] [PATCH v8 2/4] cryptodev: add vhost support

2018-02-26 Thread Jay Zhou
From: Gonglei Impliment the vhost-crypto's funtions, such as startup, stop and notification etc. Introduce an enum QCryptoCryptoDevBackendOptionsType in order to identify the cryptodev vhost backend is vhost-user or vhost-kernel-module (If exist). At this point, the

[Qemu-devel] [PATCH v8 3/4] cryptodev-vhost-user: add crypto session handler

2018-02-26 Thread Jay Zhou
From: Gonglei Introduce two vhost-user meassges: VHOST_USER_CREATE_CRYPTO_SESSION and VHOST_USER_CLOSE_CRYPTO_SESSION. At this point, the QEMU side support crypto operation in cryptodev host-user backend. Signed-off-by: Gonglei Signed-off-by:

Re: [Qemu-devel] [PATCH v3 0/7] Improvements and clean-ups related to -net

2018-02-26 Thread Jason Wang
On 2018年02月21日 18:18, Thomas Huth wrote: "-net" is a legacy option that often causes confusion and misconfigurations for the users, since most people are not aware of the underlying "vlan" (i.e. hub) concept that is used for this parameter. The prefered way of configuring your network stack is

[Qemu-devel] [Bug 1428958] Re: random IO errors / data corruption in VMs (created and executed via virt-manager)

2018-02-26 Thread Thomas Huth
Closing according to comment #2. ** Changed in: qemu Status: New => Fix Released -- You received this bug notification because you are a member of qemu- devel-ml, which is subscribed to QEMU. https://bugs.launchpad.net/bugs/1428958 Title: random IO errors / data corruption in VMs

[Qemu-devel] [PATCH v7 10/23] RISC-V Linux User Emulation

2018-02-26 Thread Michael Clark
Implementation of linux user emulation for RISC-V. Reviewed-by: Richard Henderson Signed-off-by: Michael Clark --- linux-user/elfload.c | 22 +++ linux-user/main.c | 99 + linux-user/riscv/syscall_nr.h

[Qemu-devel] [PATCH v8 0/4] cryptodev: add vhost support

2018-02-26 Thread Jay Zhou
From: Gonglei I posted the RFC verion a few months ago for DPDK vhost-crypto implmention, and now it's time to send the formal version. Because we need an user space scheme for better performance. The vhost user crypto server side patches had been sent to DPDK

[Qemu-devel] [PATCH v8 4/4] cryptodev-vhost-user: set the key length

2018-02-26 Thread Jay Zhou
From: Gonglei Signed-off-by: Gonglei --- backends/cryptodev-vhost-user.c | 4 include/sysemu/cryptodev-vhost-user.h | 3 +++ 2 files changed, 7 insertions(+) diff --git a/backends/cryptodev-vhost-user.c

Re: [Qemu-devel] [PATCH v2 05/16] block/mirror: Convert to coroutines

2018-02-26 Thread Fam Zheng
On Mon, 01/22 23:07, Max Reitz wrote: > @@ -101,7 +105,7 @@ static BlockErrorAction > mirror_error_action(MirrorBlockJob *s, bool read, > } > } > > -static void mirror_iteration_done(MirrorOp *op, int ret) > +static void coroutine_fn mirror_iteration_done(MirrorOp *op, int ret) > { >

[Qemu-devel] [Bug 1750899] Re: Mouse cursor sometimes can't pass the invisible border on the right side of the screen

2018-02-26 Thread Michael Akushsky
** Also affects: gentoo Importance: Undecided Status: New ** No longer affects: gentoo -- You received this bug notification because you are a member of qemu- devel-ml, which is subscribed to QEMU. https://bugs.launchpad.net/bugs/1750899 Title: Mouse cursor sometimes can't pass the

[Qemu-devel] [PATCH] tests/libqos: Check for valid dev pointer when looking for PCI devices

2018-02-26 Thread Thomas Huth
dev could be NULL if the PCI device can not be found due to some reasons, so we must not dereference the pointer in this case. Signed-off-by: Thomas Huth --- tests/libqos/virtio-pci.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git

[Qemu-devel] [PATCH v8 0/2] vhost: used_memslots limit check fixes and refactoring

2018-02-26 Thread Jay Zhou
v8: - rebased on the master v7: - rebased on the master v2 ... v6: - delete the "used_memslots" global variable, and add it for vhost-user and vhost-kernel separately - refine the function, commit log - used_memslots refactoring Jay Zhou (2): vhost: fix memslot limit check vhost:

[Qemu-devel] [PATCH v8 2/2] vhost: used_memslots refactoring

2018-02-26 Thread Jay Zhou
Used_memslots is shared by vhost kernel and user, it is equal to dev->mem->nregions, which is correct for vhost kernel, but not for vhost user, the latter one uses memory regions that have file descriptor. E.g. a VM has a vhost-user NIC and 8(vhost user memslot upper limit) memory slots, it will

[Qemu-devel] [PATCH v8 1/2] vhost: fix memslot limit check

2018-02-26 Thread Jay Zhou
Since used_memslots will be updated to the actual value after registering memory listener for the first time, move the memslots limit checking to the right place. Reviewed-by: Igor Mammedov Signed-off-by: Jay Zhou --- hw/virtio/vhost.c | 19

[Qemu-devel] [PULL 1/1] virtio-gpu-3d: add support for second capability set (v4)

2018-02-26 Thread Gerd Hoffmann
From: Dave Airlie Due to a kernel bug we can never increase the size of capability set 1, so introduce a new capability set in parallel, old userspace will continue to use the old set, new userspace will start using the new one when it detects a fixed kernel. v2: don't use a

[Qemu-devel] [PULL 0/1] Vga 20180227 patches

2018-02-26 Thread Gerd Hoffmann
The following changes since commit 0a773d55ac76c5aa89ed9187a3bc5af8c5c2a6d0: maintainers: Add myself as a OpenBSD maintainer (2018-02-23 12:05:07 +) are available in the git repository at: git://git.kraxel.org/qemu tags/vga-20180227-pull-request for you to fetch changes up to

Re: [Qemu-devel] [Qemu-arm] [PATCH 2/3] hw/sii9022: Add support for Silicon Image SII9022

2018-02-26 Thread Linus Walleij
On Sat, Feb 17, 2018 at 7:32 PM, Philippe Mathieu-Daudé wrote: > [Me] >> +#define DEBUG_SII9022 0 >> + >> +#define DPRINTF(fmt, ...) \ >> +do { \ >> +if (DEBUG_SII9022) { \ >> +printf("sii9022: " fmt, ## __VA_ARGS__); \ >> +} \ >> +} while (0)

Re: [Qemu-devel] [PATCH] net: Move the toeplitz functions from checksum.h to net_rx_pkt.c

2018-02-26 Thread Jason Wang
On 2018年02月22日 17:04, Thomas Huth wrote: The functions are only used in this single .c file, so there is no need to put all this code in a header that is included from multiple places. Signed-off-by: Thomas Huth --- hw/net/net_rx_pkt.c| 44

Re: [Qemu-devel] [PATCH v7 23/23] RISC-V Build Infrastructure

2018-02-26 Thread Eric Blake
On 02/26/2018 04:18 PM, Michael Clark wrote: This adds RISC-V into the build system enabling the following targets: - riscv32-softmmu - riscv64-softmmu - riscv32-linux-user - riscv64-linux-user This adds defaults configs for RISC-V, enables the build for the RISC-V CPU core, hardware, and

Re: [Qemu-devel] [PATCH v2 23.5/29] watchdog: Consolidate QAPI into single file

2018-02-26 Thread Eric Blake
On 02/26/2018 04:57 PM, Eric Blake wrote: Commit f0df84c6 added watchdog-set-action in the main qapi-schema.json, but it belongs better in qapi/run-state.json alongside the definition of WatchdogAction. I'm adding: The command was written prior to commit 0e201d34 creating the latter file,

[Qemu-devel] [PULL] RISC-V QEMU Port Submission

2018-02-26 Thread Michael Clark
-BEGIN PGP SIGNED MESSAGE- Hash: SHA1 The following changes since commit 0a773d55ac76c5aa89ed9187a3bc5af8c5c2a6d0: maintainers: Add myself as a OpenBSD maintainer (2018-02-23 12:05:07 +) are available in the git repository at: https://github.com/riscv/riscv-qemu.git

Re: [Qemu-devel] [PATCH v2 3/3] virtio-balloon: add a timer to limit the free page report waiting time

2018-02-26 Thread Michael S. Tsirkin
On Mon, Feb 26, 2018 at 12:35:31PM +0800, Wei Wang wrote: > On 02/09/2018 08:15 PM, Dr. David Alan Gilbert wrote: > > * Wei Wang (wei.w.w...@intel.com) wrote: > > > This patch adds a timer to limit the time that host waits for the free > > > page hints reported by the guest. Users can specify the

  1   2   3   >