On 06/29/2012 11:23 PM, Stephan Linz wrote:
In the case of missing flash usage disaple (undef)
all the UBI support in the same way as for JFFS2.
Signed-off-by: Stephan Linzl...@li-pro.net
---
include/configs/microblaze-generic.h |2 ++
1 files changed, 2 insertions(+), 0 deletions(-)
Hello Tom,
On 15.05.2012 08:24, Heiko Schocher wrote:
- change gpio pin settings:
- gpio pin 6[13] (PLC reset) default value low
- gpio pin 6[0] (TPM reset) default value low
- 4 new GPIO pins
pin i/o name
- 3[9] input Board Type
- 2[7] input HW-ID0
- 2[6]
Hi:
I can't power off the chip by function mx28_powerdown, and I can't find
any error on it. So I want to know whether this issue is on your side. The code
is based on mainline imx-uboot.
Best Regards,
Alex
___
U-Boot mailing list
Dear Bo Shen,
On 02.07.12 05:35, Bo Shen wrote:
Add at91sam9x5ek board support, this board support the following SoCs
AT91SAM9G15, AT91SAM9G25, AT91SAM9G35, AT91SAM9X25, AT91SAM9X35
Using at91sam9x5ek_nandflash to configure for the board
Now only supports NAND with software ECC boot up
Hi Troy,
On 06/28/2012 07:48 PM, Troy Kisky wrote:
On 6/28/2012 8:33 AM, Eric Nelson wrote:
On 06/28/2012 06:50 AM, Wolfgang Grandegger wrote:
Hi,
I just realized that I cannot download files on a Gitabit Ethernet
network. I'm getting timeouts:
MX6QSABRELITE U-Boot boot
Using FEC
Hi Andreas,
On 7/2/2012 15:01, Andreas Bießmann wrote:
Dear Bo Shen,
On 02.07.12 05:35, Bo Shen wrote:
Add at91sam9x5ek board support, this board support the following SoCs
AT91SAM9G15, AT91SAM9G25, AT91SAM9G35, AT91SAM9X25, AT91SAM9X35
Using at91sam9x5ek_nandflash to configure for the
On Thu, Jun 14, 2012 at 08:18:33AM -0700, Prafulla Wadaskar wrote:
-Original Message-
From: Simon Guinot [mailto:si...@sequanux.org]
Sent: 14 June 2012 20:41
To: Simon Guinot
Cc: Prafulla Wadaskar; u-boot@lists.denx.de
Subject: Re: [U-Boot] [PATCH v2 0/3] Bug fixes for
Recent compiler generates unaligned memory access in armv7 default.
But current U-Boot does not allow unaligned memory access, so it causes
data abort exception.
This patch add compile option -mno-unaligned-access if it is available.
Signed-off-by: Tetsuyuki Kobayashi k...@kmckk.co.jp
---
On 02.07.2012 10:36, Bo Shen wrote:
Hi Andreas,
On 7/2/2012 15:01, Andreas Bießmann wrote:
Dear Bo Shen,
On 02.07.12 05:35, Bo Shen wrote:
snip
diff --git a/drivers/serial/atmel_usart.h b/drivers/serial/atmel_usart.h
index 7e4b2c9..ad1d9f0 100644
--- a/drivers/serial/atmel_usart.h
+++
2012/6/29 Rajeshwari Shinde rajeshwar...@samsung.com:
Define additional registers for clock control in Exynos5250 Rev 1.0
Signed-off-by: Hatim Ali hatim...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
Changes in V2:
- None
Changes in V3:
-
2012/6/29 Rajeshwari Shinde rajeshwar...@samsung.com:
This patch adds support for BPLL clock.
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
Changes in V3:
- New Patch
Changes in V4:
- Removed the warning message.
arch/arm/cpu/armv7/exynos/clock.c |
2012/6/29 Rajeshwari Shinde rajeshwar...@samsung.com:
MPLL clock-out of Exynos5250 Rev 1.0 is always at 1.6GHz.
Adjust the divisor value to get 800MHz as needed by devices
like UART etc
Signed-off-by: Hatim Ali hatim...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
2012/6/29 Rajeshwari Shinde rajeshwar...@samsung.com:
This patch modifies the pinmux settings of MMC and UART as per
Exynos5250 Rev 1.0.
It also corrects the gpio offset calculations.
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
Changes in V2:
- None.
Changes in
Dear all,
On 02.07.2012 11:53, Nicolas Ferre wrote:
On 07/02/2012 11:47 AM, Andreas Bießmann :
On 02.07.2012 10:36, Bo Shen wrote:
[..]
+/* bootstrap + u-boot + env + linux in nandflash */
+#define CONFIG_ENV_IS_IN_NAND
+#define CONFIG_ENV_OFFSET0xc
+#define
On 07/02/2012 12:02 PM, Andreas Bießmann :
Dear all,
On 02.07.2012 11:53, Nicolas Ferre wrote:
On 07/02/2012 11:47 AM, Andreas Bießmann :
On 02.07.2012 10:36, Bo Shen wrote:
[..]
+/* bootstrap + u-boot + env + linux in nandflash */
+#define CONFIG_ENV_IS_IN_NAND
+#define
Dear all,
On 02.07.2012 12:02, Andreas Bießmann wrote:
Dear all,
On 02.07.2012 11:53, Nicolas Ferre wrote:
On 07/02/2012 11:47 AM, Andreas Bießmann :
On 02.07.2012 10:36, Bo Shen wrote:
[..]
+/* bootstrap + u-boot + env + linux in nandflash */
+#define CONFIG_ENV_IS_IN_NAND
+#define
This patch set supports newly exynos5 display features.
[1/8] EXYNOS5: support exynos5 lcd clock control
[2/8] EXYNOS5: support display system register control
[3/8] EXYNOS5: support display port phy control function
[4/8] EXYNOS5: add display port base address
[5/8] video: support exynos display
This patch support exynos5 lcd clock control.
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
---
arch/arm/cpu/armv7/exynos/clock.c | 108 -
1 files changed, 107 insertions(+), 1 deletions(-)
diff --git
This patch supports display block system regisger control.
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
---
arch/arm/cpu/armv7/exynos/system.c | 18 ++
1 files changed, 18 insertions(+), 0 deletions(-)
diff --git
This patch add display port base address for EXYNOS5. In case of EXYNOS4,
use DEVICE_NOT_AVAILABLE macro because DP is not supported.
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
---
arch/arm/include/asm/arch-exynos/cpu.h |3 +++
1
To support display port in exynos fb driver, added dp_enabled variable
in vidinfo structure that set in board file.
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
---
include/lcd.h |1 +
1 files changed, 1 insertions(+), 0 deletions(-)
This patch support display port phy control function.
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
---
arch/arm/cpu/armv7/exynos/power.c| 21 +
arch/arm/include/asm/arch-exynos/power.h |5 +
2 files
If dp_enabled was set, exynos fb driver support display port feature.
This patch depends on [PATCH] video: support exynos fimd driver
for various exynos series.
http://marc.info/?l=u-bootm=134119605104467w=2
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin Park
This patch support exynos pwm backlight driver. It can control backlight
power and brightness by using pwm.
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
---
arch/arm/include/asm/arch-exynos/pwm_backlight.h | 34 +
Add a structure for table-driven configuration mechanism such that no
recompilation
is needed to update the configuration parameters, rather than hard-coding
board initialization parameters.
Signed-off-by: Che-Liang Chiou clch...@chromium.org
Signed-off-by: Abhilash Kesavan a.kesa...@samsung.com
Define table-driven configuration mechanism for SMDK5250
rather than hard-coding board initialization parameters.
Signed-off-by: Che-Liang Chiou clch...@chromium.org
Signed-off-by: Abhilash Kesavan a.kesa...@samsung.com
Signed-off-by: Tom Wai-Hong Tam waih...@chromium.org
Signed-off-by: Simon
Define additional registers for clock control in Exynos5250 Rev 1.0
Signed-off-by: Hatim Ali hatim...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
Acked-by: Joonyoung Shim jy0922.s...@samsung.com
---
Changes in V2:
- None.
Changes in V3:
- Modified Clocks
The patch adds the memory initialization sequence of DDR3.
Signed-off-by: Hatim Ali hatim...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
Changes in V2:
- None.
Chnages in V3:
- None.
Changes in V4:
- None
Changes in V5:
- None.
MPLL clock-out of Exynos5250 Rev 1.0 is always at 1.6GHz.
Adjust the divisor value to get 800MHz as needed by devices
like UART etc
Signed-off-by: Hatim Ali hatim...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
Acked-by: Joonyoung Shim jy0922.s...@samsung.com
---
Changes
This patch modifies the pinmux settings of MMC and UART as per
Exynos5250 Rev 1.0.
It also corrects the gpio offset calculations.
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
Acked-by: Joonyoung Shim jy0922.s...@samsung.com
---
Changes in V2:
- None.
Changes in V3:
-
This patch adds support for BPLL clock.
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
Acked-by: Joonyoung Shim jy0922.s...@samsung.com
---
Changes in V3:
- New Patch.
Changes in V4:
- Removed warning message.
Changes in V5:
- fixed indentation error
This patch sets UART3 and MMC channle 0 for Exynos5250 Rev 1.0
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
Changes in V2:
- None.
Changes in V3:
- None
Changes in V4:
- None
Changes in V5:
- None
board/samsung/smdk5250/smdk5250.c |6 +++---
On at91sam platforms, u-boot grew larger than the allocated size in
dataflash, the layout was:
bootstrap 0x
ubootenv 0x4200
uboot 0x8400
kernel 0x00042000
u-boot with the defconfig doesn't seem to fit in 0x42000 - 0x8400 =
0x39C00 bytes anymore.
Now, the layout is:
Dear Alexandre Belloni,
On 02.07.2012 13:37, Alexandre Belloni wrote:
On at91sam platforms, u-boot grew larger than the allocated size in
dataflash, the layout was:
bootstrap 0x
ubootenv 0x4200
uboot 0x8400
kernel 0x00042000
u-boot with the defconfig doesn't
Tetsuyuki Kobayashi k...@kmckk.co.jp writes:
Recent compiler generates unaligned memory access in armv7 default.
But current U-Boot does not allow unaligned memory access, so it causes
data abort exception.
This patch add compile option -mno-unaligned-access if it is available.
Why not allow
Dear alex,
Hi:
I can't power off the chip by function mx28_powerdown, and I can't
find any error on it. So I want to know whether this issue is on your
side. The code is based on mainline imx-uboot.
The system obviously won't powerdown as a usual ATX PC. It's only the chip will
hang.
The current configuration selects an incorrect NAND ECC layout,
which causes u-boot to write HW ECC data incorrectly.
This patch selects the right layout.
Signed-off-by: Nikita Kiryanov nik...@compulab.co.il
---
include/configs/cm_t35.h |2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
On Mon, Jul 02, 2012 at 02:01:00PM +0200, Andreas Bießmann wrote :
really sorry for that, I should have seen it before. Shouldn't we also
make the U-Boot partition greater when we move the start of kernel
partition?
Can you please send another version, rest is fine (checkpatch, apply
cleanly,
Dear Alexandre Belloni,
On 02.07.2012 14:55, Alexandre Belloni wrote:
On Mon, Jul 02, 2012 at 02:01:00PM +0200, Andreas Bießmann wrote :
diff --git a/include/configs/at91sam9260ek.h
b/include/configs/at91sam9260ek.h
index 07b1968..ef25fa5 100644
--- a/include/configs/at91sam9260ek.h
+++
From: Peter Meerwald p.meerw...@bct-electronic.com
Signed-off-by: Peter Meerwald p.meerw...@bct-electronic.com
---
board/ti/beagle/beagle.c |6 +++---
1 files changed, 3 insertions(+), 3 deletions(-)
diff --git a/board/ti/beagle/beagle.c b/board/ti/beagle/beagle.c
index 9edd3c5..4611b8a
On Mon, Jul 02, 2012 at 03:07:55PM +0200, Andreas Bießmann wrote :
Right, I didn't really care about the end of the kernel partition as the
9261ek has an 8MiB dataflash and my rootfs is in NAND. The kernel is
around 1.7MiB using the default configuration. Maybe, we should also
extend its
On at91sam platforms, u-boot grew larger than the allocated size in
dataflash, the layout was:
bootstrap 0x
ubootenv 0x4200
uboot 0x8400
kernel 0x00042000
fs 0x00252000
u-boot with the defconfig doesn't seem to fit in 0x42000 - 0x8400 =
0x39C00 bytes anymore.
Dear Alexandre Belloni,
On 02.07.2012 16:26, Alexandre Belloni wrote:
On at91sam platforms, u-boot grew larger than the allocated size in
dataflash, the layout was:
bootstrap 0x
ubootenv 0x4200
uboot 0x8400
kernel 0x00042000
fs 0x00252000
u-boot with
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
---
doc/git-mailrc |5 +++--
1 file changed, 3 insertions(+), 2 deletions(-)
diff --git a/doc/git-mailrc b/doc/git-mailrc
index c8a6390..743ce06 100644
--- a/doc/git-mailrc
+++ b/doc/git-mailrc
@@ -11,6 +11,7 @@ alias u-boot uboot
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 06/29/2012 08:58 PM, Marek Vasut wrote:
Dear Harman Sohanpal,
On Sat, Jun 30, 2012 at 6:15 AM, Marek Vasut ma...@denx.de
wrote:
Dear Harman Sohanpal,
These patches add USB support in u-boot for AM335x. The
support for host or device is
On Sun, Jul 1, 2012 at 9:53 PM, Heiko Schocher h...@denx.de wrote:
Hello Tom,
On 15.05.2012 08:24, Heiko Schocher wrote:
- change gpio pin settings:
- gpio pin 6[13] (PLC reset) default value low
- gpio pin 6[0] (TPM reset) default value low
- 4 new GPIO pins
pin i/o
Am Montag, den 02.07.2012, 10:53 +0100 schrieb Måns Rullgård:
Tetsuyuki Kobayashi k...@kmckk.co.jp writes:
Recent compiler generates unaligned memory access in armv7 default.
But current U-Boot does not allow unaligned memory access, so it causes
data abort exception.
This patch add
On Mon, Jul 02, 2012 at 03:27:59PM +0300, Nikita Kiryanov wrote:
The current configuration selects an incorrect NAND ECC layout,
which causes u-boot to write HW ECC data incorrectly.
This patch selects the right layout.
Signed-off-by: Nikita Kiryanov nik...@compulab.co.il
This change is
On 19/06/2012 19:24, Fabio Estevam wrote:
commit acc4959fc1 (Revert i.MX28: Enable additional DRAM address bits)
broke mx28evk boot.
Fix it by properly adjusting the HW_DRAM_CTL29 register value.
Suggested-by: Marek Vasut ma...@denx.de
Signed-off-by: Fabio Estevam
On 14/06/2012 15:44, Dirk Behme wrote:
From: Michael Langer michael.lan...@de.bosch.com
The commit i.mx: fsl_esdhc: add the i.mx6q support (4692708d) introduces
support for the i.MX6Q MMC host controller USDHC.
MXC_IPG_PERCLK sets the clock to 66MHz. This seems to be the default clock
of
Hi Albert,
please pull from u-boot-imx. Thanks !
The following changes since commit 3e0cac6b5158b22248f57cdf7769bf8d610fec5e:
EXYNOS: SMDK5250: Enable the pinmux setup (2012-06-25 22:51:36 +0200)
are available in the git repository at:
git://www.denx.de/git/u-boot-imx.git master
for you
Dear =?UTF-8?q?Andreas=20Bie=C3=9Fmann?=,
In message 1340863319-63074-1-git-send-email-andreas.de...@googlemail.com you
wrote:
Use the POSIX variant of basename due to BSD systems (e.g. OS X) do not
provide
GNU version of basename(3). It is save to use the POSIX variant here cause we
do
On Mon, Jul 02, 2012 at 08:41:56PM +0200, Wolfgang Denk wrote:
Hello all,
I would like to get out -rc1 ASAP. If you have any patches queued
that should make it into the upcoming release, then plase send your
pull requezts as soon as possible.
Albert, what are your plans for an ARM
hi,
While testing on hawkboard with the latest commit, i hit an issue of
commands not being accepted.
hawkboard reset
Unknown command '�' - try 'help'
hawkboard
Running git bisect showed that this is caused due to commit 054ea170f271:
cmd_mem: cmp: unify size code paths. Has anyone seen
Am Montag, den 02.07.2012, 07:52 +0200 schrieb Michal Simek:
2012/7/1 Stephan Linz l...@li-pro.net:
On Microblaze systems with BPI configuration from CFI flash
the first 1-10 MB will occupied by the FPGA configuration
data (BIN file). So we can not use this area for the U-Boot
On Fri, Jun 29, 2012 at 8:06 PM, Scott Wood scottw...@freescale.com wrote:
On 06/28/2012 09:13 PM, Rafael Beims wrote:
On Thu, Jun 28, 2012 at 10:36 PM, Scott Wood scottw...@freescale.com wrote:
On 06/28/2012 03:47 PM, Rafael Beims wrote:
Freescale FCM controller has a 2K size limitation of
This is my implementation of the factory badblock migration process for
the fsl_elbc driver using the hack to support nand devices with page
sizes bigger than 2048k.
I would really appreciate any feedback related to the patch.
Changes in v2:
- Added check to disallow the migration code to run in
Dear Sughosh Ganu,
In message cam6zrufyhpfusnxeatoaoctykpyrgfn0u6+yxknctd6_cl2...@mail.gmail.com
you wrote:
While testing on hawkboard with the latest commit, i hit an issue of
commands not being accepted.
hawkboard reset
Unknown command '�' - try 'help '
hawkboard
Running git
From: Peter Meerwald p.meerw...@bct-electronic.com
Signed-off-by: Peter Meerwald pme...@pmeerw.net
---
board/ti/beagle/beagle.c |2 --
1 files changed, 0 insertions(+), 2 deletions(-)
diff --git a/board/ti/beagle/beagle.c b/board/ti/beagle/beagle.c
index 2214b7f..2b61cb8 100644
---
-Original Message-
From: Stephen Warren [mailto:swar...@wwwdotorg.org]
Sent: Thursday, June 28, 2012 12:58 AM
To: Wolfgang Denk
Cc: Jim Lin; 'U-Boot@lists.denx.de'; Tom Warren
Subject: Re: [U-Boot] [PATCH 1/1] USB: EHCI: Initialize multiple USB
controllers at once
On
Wolfgang,
-Original Message-
From: Allen Martin [mailto:amar...@nvidia.com]
Sent: Monday, June 25, 2012 3:55 PM
To: Tom Warren; swar...@wwwdotorg.org; s...@chromium.org;
thierry.red...@avionic-design.de
Cc: u-boot@lists.denx.de
Subject: [PATCH v5 00/13] split tegra20 arm7 code into
From: Zhong Hongbo bocui...@gmail.com
In the spl booting step, When __bss_start is equal to __bss_end__,
The loop will clear all the things in CPU space. If there are have
the same address for this symbol, To skip the clear bss section.
Signed-off-by: Hongbo Zhong bocui...@gmail.com
---
From: Zhong Hongbo bocui...@gmail.com
In general, The get_timer_masked function get the system time,
no the number of ticks. Such as the nand_wait_ready will use
get_timer_masked to delay the operations. And change the system
time to adopt to the CONFIG_SYS_HZ.
Signed-off-by: Hongbo Zhong
Function mx28_powerdown can't work on my side, and uboot continue to execute
next function... bootlet from freescale, relative function can power off.
At 2012-07-02 20:17:26,Marek Vasut ma...@denx.de wrote:
Dear alex,
Hi:
I can't power off the chip by function mx28_powerdown, and I
Add at91sam9x5ek board support, this board support the following SoCs
AT91SAM9G15, AT91SAM9G25, AT91SAM9G35, AT91SAM9X25, AT91SAM9X35
Using at91sam9x5ek_nandflash to configure for the board
Now only supports NAND with software ECC boot up
Signed-off-by: Bo Shen voice.s...@atmel.com
---
This
This patch is supported DesginWare MMC Controller.
Signed-off-by: Jaehoon Chung jh80.ch...@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
Signed-off-by: Rajeshawari Shinde rajeshwar...@samsung.com
---
drivers/mmc/dw_mmc.c | 388
These patches is depend on [PATCH]mmc: dw-mmc: support DesignWare MMC
controller.
For using dw-mmc controller, need to add the some samsung specific code.
Exynos specific code should be presented into exynos_dw_mmc.c
Jaehoon Chung (2):
EXYNOS: clock: add the get_mmc_clk function
EXYNOS: mmc:
To get more exactly sclk value, used the get_mmc_clk.
Signed-off-by: Jaehoon Chung jh80.ch...@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
---
arch/arm/cpu/armv7/exynos/clock.c | 78
arch/arm/include/asm/arch-exynos/clk.h |1 +
2
Support DesignWare MMC Controller for Samsung Specific.
Signed-off-by: Jaehoon Chung jh80.ch...@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
Signed-off-by: Rajeshawari Shinde rajeshwar...@samsung.com
---
arch/arm/include/asm/arch-exynos/dwmmc.h | 36 ++
On 07/02/2012 09:36 PM, Stephan Linz wrote:
Am Montag, den 02.07.2012, 07:52 +0200 schrieb Michal Simek:
2012/7/1 Stephan Linzl...@li-pro.net:
On Microblaze systems with BPI configuration from CFI flash
the first 1-10 MB will occupied by the FPGA configuration
data (BIN file). So we can not
On 06/29/2012 10:22 PM, Stephan Linz wrote:
Am Freitag, den 29.06.2012, 09:37 +0200 schrieb Michal Simek:
Call emaclite FDT registration when CONFIG_OF_CONTROL is used.
Signed-off-by: Michal Simekmon...@monstr.eu
---
.../xilinx/microblaze-generic/microblaze-generic.c |5 -
1 files
Hi Jaehoon Chung,
On Tue, Jul 3, 2012 at 10:27 AM, Jaehoon Chung jh80.ch...@samsung.com wrote:
Support DesignWare MMC Controller for Samsung Specific.
Signed-off-by: Jaehoon Chung jh80.ch...@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
Signed-off-by: Rajeshawari Shinde
Hi,
On 07/03/2012 02:39 PM, Rajeshwari Birje wrote:
Hi Jaehoon Chung,
On Tue, Jul 3, 2012 at 10:27 AM, Jaehoon Chung jh80.ch...@samsung.com wrote:
Support DesignWare MMC Controller for Samsung Specific.
Signed-off-by: Jaehoon Chung jh80.ch...@samsung.com
Signed-off-by: Kyungmin Park
Rename CONFIG_MACH_TEGRA_GENERIC to the less confusing CONFIG_TEGRA.
The meaning of the config options is now:
CONFIG_TEGRA - Any tegra chip
CONFIG_TEGRA20 - A tegra20 family chip
CONFIG_TEGRA30 - A tegra30 family chip (not added yet)
Signed-off-by: Allen Martin amar...@nvidia.com
Acked-by:
Enable the building of private libgcc for SPL
Signed-off-by: Allen Martin amar...@nvidia.com
---
arch/arm/lib/Makefile |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/lib/Makefile b/arch/arm/lib/Makefile
index 39a9550..bd3b77f 100644
--- a/arch/arm/lib/Makefile
Add tegra20-common-post.h to be consistent with other tegra20 boards.
Signed-off-by: Allen Martin amar...@nvidia.com
Acked-by: Thierry Reding thierry.red...@avionic-design.de
Acked-by: Stephen Warren swar...@wwwdotorg.org
---
include/configs/tec.h |2 ++
1 file changed, 2 insertions(+)
diff
Add support for specifying a different CPU for main u-boot and SPL
u-boot builds. This is done by adding an optional SPL CPU after the
main CPU in boards.cfg as follows:
normal_cpu:spl_cpu
This this case CPU will be set to normal_cpu during the main u-boot
build and spl_cpu during the SPL
Don't use timer_init from tegra board.c. This comes out of arm720t
for the SPL build.
Signed-off-by: Allen Martin amar...@nvidia.com
Acked-by: Stephen Warren swar...@wwwdotorg.org
---
board/nvidia/common/board.c |2 ++
1 file changed, 2 insertions(+)
diff --git
Add target for tegra20 u-boot image. This is a concatenation of tegra
spl and normal u-boot binaries. For non-devicetree builds this is
named u-boot-nodtb-tegra.bin for devicetree builds is named
u-boot-dtb-tegra.bin.
Signed-off-by: Allen Martin amar...@nvidia.com
---
Makefile | 14
These flags were necessary when building tegra20 as a single binary
that supported ARM7TDMI and Cortex A9. Now that the ARM7TDMI support
is split into a separate SPL, this is no longer necessary.
Signed-off-by: Allen Martin amar...@nvidia.com
Acked-by: Stephen Warren swar...@wwwdotorg.org
---
This patch series fixes a long standing problem with the tegra20
u-boot build. Tegra20 contains an ARM7TDMI boot processor and a
Cortex A9 main processor. Prior to this patch series this was
accomplished by #ifdefing out any armv7 code from the early boot
sequence and creating a single binary
Take a few SPL fixes from armv7 and apply them to arm720t:
-Use dummy exception handlers for SPL build
-Initialize relocation register r9 to 0 for the case of no relocation
-ifdef out interrupt handler code
Signed-off-by: Allen Martin amar...@nvidia.com
Acked-by: Stephen Warren
Move warmboot_save_sdram_params() to later in the boot sequence. This
code relies on devicetree to get the address of the memory controller
and with upcoming changes for SPL boot it gets called early in the
boot process when devicetree is not initialized yet.
Signed-off-by: Allen Martin
Add SPL options to tegra20 config files and enable SPL build for
tegra20 boards. Also remove redundant code from u-boot that is not
contained in SPL.
Signed-off-by: Allen Martin amar...@nvidia.com
---
Makefile |9 ++
arch/arm/cpu/armv7/start.S|2
Change the mkdir commands for the object directories to be
unconditional. This fixes an issue when building for SPL where
SRCTREE and OBJTREE are the same, but $(obj) is under SPLTREE.
Signed-off-by: Allen Martin amar...@nvidia.com
---
board/avionic-design/medcom/Makefile |2 --
In preparation for splitting out the armv4t code from tegra20, move
the tegra20 SoC code to arch/arm/cpu/tegra20-common. This code will
be compiled armv4t for the arm7tdmi and armv7 for the cortex A9.
Signed-off-by: Allen Martin amar...@nvidia.com
Acked-by: Stephen Warren swar...@wwwdotorg.org
This fixes the SPL build to link with the SPL version of libgcc if
USE_PRIVATE_LIBGCC is set to yes. Previously it was linking with
the libgcc from the normal u-boot build because it gets set in
PLATFORM_LIBS and passed down the to the SPL build.
Signed-off-by: Allen Martin amar...@nvidia.com
Add support for tegra20 arm7 boot processor. This processor is used
to power on the Cortex A9 and transfer control to it. In tegra this
processor is an ARM7TDMI not an ARM720T, but since we don't use cache
it was easier to just reuse the ARM720T code as the processors are
otherwise identical
Hi Jaehoon Chung,
On Tue, Jul 3, 2012 at 11:18 AM, Jaehoon Chung jh80.ch...@samsung.com wrote:
Hi,
On 07/03/2012 02:39 PM, Rajeshwari Birje wrote:
Hi Jaehoon Chung,
On Tue, Jul 3, 2012 at 10:27 AM, Jaehoon Chung jh80.ch...@samsung.com
wrote:
Support DesignWare MMC Controller for
89 matches
Mail list logo
