Create a common board.c file for all functions which are common across
all EXYNOS5 platforms.
exynos_init function is provided for platform specific code.
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
---
Changes in V2:
- None
Changes in V3:
- None
Changes in V4:
Adding the base patch for Exynos based SMDK5420.
This shall enable compilation and basic boot support for
SMDK5420.
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
Signed-off-by: Akshay Saraswat aksha...@samsung.com
---
Changes in V2:
- None
Changes in V3:
- None
Adds base addresses of various IPs and controllers required for
Exynos5420.
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
Signed-off-by: Akshay Saraswat aksha...@samsung.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in V2:
- None
Changes in V3:
- None
This patch intends to add DDR3 initialization code for Exynos5420.
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
Signed-off-by: Akshay Saraswat aksha...@samsung.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in V2:
- Corrected a compilation issue for SMDK5250.
This patch adds basic board support for SMDK5420 board.
These patches are tested for booting fine on EVT1 SMDK5420.
Changes in V2:
- Corrected a compilation issue for SMDK5420.
Changes in V3:
- Add patch to support variable size SPL support
- Add patch to disable SMU for
Adding initial config for SMDK5420 to build and boot U-Boot
over Exynos based SMDK5420.
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
Signed-off-by: Akshay Saraswat aksha...@samsung.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in V2:
- None
Changes in V3:
This patch adds support for SMDK5420.
exynos5.dtsi created is a common file which has the nodes common
to both 5420 and 5250.
Signed-off-by: Akshay Saraswat aksha...@samsung.com
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in V2:
SMDK5420 has a new Security Management Unit added
for dwmmc driver, hence, configuring the control
registers to support booting via eMMC.
Signed-off-by: Alim Akhtar alim.akh...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
Acked-by: Simon Glass s...@chromium.org
---
Adds code in pinmux and gpio framework to support Exynos5420.
Signed-off-by: Naveen Krishna Chatradhi ch.nav...@samsung.com
Signed-off-by: Akshay Saraswat aksha...@samsung.com
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in V2:
When variable size SPL is used, the BL1 expects the SPL to be
encapsulated differently: instead of putting the checksum at a fixed
offset in the SPL blob, prepend the blob with a header including the
size and the checksum.
The enhancements include
- adding a command line option, '--vs' to
Hi Tom,
On Wed, 9 Oct 2013 21:45:25 -0400, Tom Rini tr...@ti.com wrote:
On Wed, Oct 09, 2013 at 01:29:55PM -0500, Scott Wood wrote:
Sorry for the lateness, but here are some MTD/UBI bugfixes. They've
been acked by Stefan Roese.
The following changes since commit
Hello Arvid,
Am 2013-10-09 21:23, schrieb Arvid Brodin:
Hi,
I managed to get u-boot-2012.10 to boot from NOR flash on a custom
at91rm9200 board by doing this:
Signed-off-by: Arvid Brodin arvid.bro...@xdin.com
---
arch/arm/cpu/arm920t/start.S | 8 +++-
2 files changed, 4
Hallo,
while working on converting more files to SPDX license IDs and
discussing the whole approach with the SPDX team, a few ideas crossed
my mind. It would be very helpful if I gould get some feedback on
these:
I wonder if we should not take the idea even a step further. So far
we only
BCH8_ECC scheme implemented in omap_gpmc.c driver has following favours
+---+-+-+
|ECC Scheme | ECC Calculation | Error Detection |
+---+-+-+
*changes in v8*
[PATCH 1/5] incorporated following feedbacks from Scott Wood
scottw...@freescale.com
- using symbolic names (enums) as values of CONFIG_NAND_OMAP_ECCSCHEME
- updated omap_select_ecc_scheme(): perform ecc-scheme compatibility
checks before updating
NAND boot mode on AM335x EVM has been verified, and steps
to use it has been documented and update in this README
Signed-off-by: Pekon Gupta pe...@ti.com
Acked-by: Peter Korsgaard jac...@sunsite.dk
Acked-by: Tom Rini tr...@ti.com
---
board/ti/am335x/README | 53
chip-ecc.calculate() is used for calculating and fetching of ECC syndrome by
processing the data passed during Read/Write accesses.
All H/W based ECC schemes use GPMC controller to calculate ECC syndrome.
But each BCHx_ECC scheme has its own implemetation of post-processing and
fetching ECC
chip-ecc.hwctl() is used for preparing the H/W controller before read/write
NAND accesses (like assigning data-buf, enabling ECC scheme configs, etc.)
Though all ECC schemes in OMAP NAND driver use GPMC controller for generating
ECC syndrome (for both Read/Write accesses). But but in current code
chip-ecc.correct() is used for detecting and correcting bit-flips during read
operations. In omap-nand driver it implemented as:
(a) omap_correct_data(): for h/w based ECC_HAM1 scheme
(b) omap_correct_data_bch() + CONFIG_NAND_OMAP_ECC_BCH8_CODE_HW_DETECTION_SW
for ECC_BCH8 scheme using
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 04:12 AM, Albert ARIBAUD wrote:
Hi Tom,
On Wed, 9 Oct 2013 21:45:25 -0400, Tom Rini tr...@ti.com wrote:
On Wed, Oct 09, 2013 at 01:29:55PM -0500, Scott Wood wrote:
Sorry for the lateness, but here are some MTD/UBI bugfixes.
CONFIG_USB_MAX_CONTROLLER_COUNT macro recently defined for
initializing all USB controllers on a given platform. This
macro is defined for all 85xx socs
Signed-off-by: Ramneek Mehresh ramneek.mehr...@freescale.com
---
Changes for v2: rebased on u-boot-mpc85xx-next
arch/powerpc/cpu/mpc8xxx/fdt.c
On Thursday, October 10, 2013 12:48 PM, Wolfgang Denk wrote:
This would allow to easily find out which components have actually
been built into the final product, so which licenses apply tho that.
You don't have to bother about license terms for code that you don't
actually use in your
On Sun, Sep 29, 2013 at 06:02:22PM +0100, Andrew Murray wrote:
The musb driver defines and uses MUSB_CSR0_H_DIS_PING, however this
bit is reserved on the DM36x. Thus this patch ensures that the
reserved bit is not accesssed.
It has been observed that some USB devices will fail to enumerate
On Wed, Oct 09, 2013 at 02:14:57PM -0400, Tom Rini wrote:
OMAP5 boards may have both eMMC (on MMC2) and an SD slot (on MMC1). We
Update the default bootcmd to match what happens on AM335x where we try
SD first, and then eMMC. In this case however, the hardware layout used
for powering both
Add a MAC address create based on the OMAP die ID registers.
Then poplulate the ethaddr enviroment variable so that the device
tree alias can be updated prior to boot.
Signed-off-by: Dan Murphy dmur...@ti.com
---
v2 - Change ethaddr-usbethaddr per comments-
Signed-off-by: Tom Rini tr...@ti.com
---
include/configs/am335x_evm.h |3 +++
1 file changed, 3 insertions(+)
diff --git a/include/configs/am335x_evm.h b/include/configs/am335x_evm.h
index f746e48..c2ba7e3 100644
--- a/include/configs/am335x_evm.h
+++ b/include/configs/am335x_evm.h
@@ -359,6
Signed-off-by: Tom Rini tr...@ti.com
---
common/cmd_sandbox.c |4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/common/cmd_sandbox.c b/common/cmd_sandbox.c
index 75eb23a..8d59364 100644
--- a/common/cmd_sandbox.c
+++ b/common/cmd_sandbox.c
@@ -10,7 +10,7 @@
static int
On 09/10/2013 21:25, Eric Nelson wrote:
The 6x_upgrade script is used to upgrade U-Boot in SPI-NOR
on Nitrogen6x/SABRE Lite boards using U-Boot's 'sf' command.
U-Boot is placed at offset 0x400 in flash, and the script
currently only erases 0x5 bytes. Since the current
head is 319k, any
Am 06.10.2013 21:31, schrieb Wolfgang Denk:
Dear 0xbin4ry,
don't you have a real name?
Yes indeed, Peter.
What would u-boot.img be here - the full U-Boot image loaded by the
SPL? If you load and start that, then this would be the place where
you determine which kernel image to load and
Hello Markus, Hello Stephano
I think it's better to compute this frequencies rather than hard coding
values. The default PFD frequencies are not the same for the Quad and for
the other Socs.
Furthermore, if you modify PLL2_PFD2_FREQ, you must also change
PLL2_PFD2_DIV_FREQ.
Please,
On 27/09/2013 03:59, Fabio Estevam wrote:
From: Fabio Estevam fabio.este...@freescale.com
Add basic support for mx6q udoo board.
For further information about Udoo board:
http://www.udoo.org/
Tested booting a mainline device tree kernel and a Yocto rootfs from mmc.
Signed-off-by:
On 20/09/2013 16:14, Marek Vasut wrote:
This board supports FEC Ethernet, SPI NOR and NAND flash.
Signed-off-by: Marek Vasut ma...@denx.de
Cc: Stefano Babic sba...@denx.de
Cc: Christoph Baumann c.baum...@ppc-ag.de
---
Applied to u-boot-imx, -next branch, thanks !
Best regards,
Stefano
On 20/09/2013 01:36, Marek Vasut wrote:
In case the MX23/MX28 is switched into JTAG mode via the BootMode select
switches, the BootROM bypasses the CPU core registers initialization.
This in turn means that the Stack Pointer (SP) register is not set as
it is in every other mode of operation,
Hi Marek,
On 24/09/2013 17:39, Marek Vasut wrote:
Now that mkimage can generate an BootStream for i.MX23 and i.MX28,
use the mkimage as a default tool to generate the BootStreams instead
of the elftosb tool. This cuts out another obscure dependency.
Signed-off-by: Marek Vasut ma...@denx.de
On Wed, Oct 09, 2013 at 17:46 +0300, Nikita Kiryanov wrote:
--- a/drivers/spi/omap3_spi.c
+++ b/drivers/spi/omap3_spi.c
@@ -20,7 +20,7 @@
#include asm/io.h
#include omap3_spi.h
-#define WORD_LEN 8
+#define SPI_DEFAULT_WORDLEN 8;
#define SPI_WAIT_TIMEOUT 300;
static
[Re-sending to the list as the original address was incorrect]
On Thu, Oct 10, 2013 at 12:34 PM, Fabio Estevam feste...@gmail.com wrote:
On Thu, Oct 10, 2013 at 12:29 PM, Eric Nelson
eric.nel...@boundarydevices.com wrote:
Personally, I think it is better to remove everything that is not used,
On 2013-10-10 10:25, Jens Scharsig wrote:
Hello Arvid,
Am 2013-10-09 21:23, schrieb Arvid Brodin:
Hi,
I managed to get u-boot-2012.10 to boot from NOR flash on a custom
at91rm9200 board by doing this:
Signed-off-by: Arvid Brodin arvid.bro...@xdin.com
---
arch/arm/cpu/arm920t/start.S
On Thu, Oct 10, 2013 at 2:09 AM, Rajeshwari S Shinde
rajeshwar...@samsung.com wrote:
Create a common board.c file for all functions which are common across
all EXYNOS5 platforms.
exynos_init function is provided for platform specific code.
Signed-off-by: Rajeshwari S Shinde
On Wed, Oct 09, 2013 at 09:07 -0700, djoker wrote:
Hi Everyone,
Why do you re-send your request without giving readers time to
respond (first message at 17:00 and second on 09:00 the very next
morning)?
This unnecessarily splits the same subject across several
threads, hinders discussion and
On Thu, Oct 10, 2013 at 2:09 AM, Rajeshwari S Shinde
rajeshwar...@samsung.com wrote:
Adding the base patch for Exynos based SMDK5420.
This shall enable compilation and basic boot support for
SMDK5420.
Signed-off-by: Rajeshwari S Shinde rajeshwar...@samsung.com
Signed-off-by: Akshay Saraswat
On 10/09/2013 04:24 PM, Simon Glass wrote:
On Wed, Oct 9, 2013 at 2:28 PM, Stephen Warren swar...@wwwdotorg.org wrote:
From: Stephen Warren swar...@nvidia.com
When a toolchain invocation fails, an exception is thrown but not caught
which then aborts the entire toolchain detection process. To
Hi Stephen,
On Thu, Oct 10, 2013 at 9:48 AM, Stephen Warren swar...@wwwdotorg.org wrote:
On 10/09/2013 04:24 PM, Simon Glass wrote:
On Wed, Oct 9, 2013 at 2:28 PM, Stephen Warren swar...@wwwdotorg.org wrote:
From: Stephen Warren swar...@nvidia.com
When a toolchain invocation fails, an
Hi Tom,
On Thu, 10 Oct 2013 07:45:17 -0400, Tom Rini tr...@ti.com wrote:
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 04:12 AM, Albert ARIBAUD wrote:
Hi Tom,
On Wed, 9 Oct 2013 21:45:25 -0400, Tom Rini tr...@ti.com wrote:
On Wed, Oct 09, 2013 at 01:29:55PM -0500,
From: Stephen Warren swar...@nvidia.com
A common use-case is to build all boards for a particular SoC. This can
be achieved by:
./tools/buildman/buildman -b mainline_dev tegra20
However, when the SoC is a member of a family of SoCs, and each SoC has
a different name, it would be even more
On 10/10/2013 09:50 AM, Simon Glass wrote:
Hi Stephen,
On Thu, Oct 10, 2013 at 9:48 AM, Stephen Warren swar...@wwwdotorg.org wrote:
On 10/09/2013 04:24 PM, Simon Glass wrote:
On Wed, Oct 9, 2013 at 2:28 PM, Stephen Warren swar...@wwwdotorg.org
wrote:
From: Stephen Warren
Hi Curt,
On Wed, Oct 9, 2013 at 10:22 AM, Curt Brune c...@cumulusnetworks.com wrote:
Hello,
I have some questions about how U-Boot regression testing works. I am
assuming some regression testing happens during the release period
across some representative sample of boards and architectures.
Hi Stephen,
On Thu, Oct 10, 2013 at 10:04 AM, Stephen Warren swar...@wwwdotorg.org wrote:
On 10/10/2013 09:50 AM, Simon Glass wrote:
Hi Stephen,
On Thu, Oct 10, 2013 at 9:48 AM, Stephen Warren swar...@wwwdotorg.org
wrote:
On 10/09/2013 04:24 PM, Simon Glass wrote:
On Wed, Oct 9, 2013 at
On Thu, Oct 10, 2013 at 10:37 AM, Bo Shen voice.s...@atmel.com wrote:
Signed-off-by: Bo Shen voice.s...@atmel.com
---
drivers/mtd/spi/sf_probe.c |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/mtd/spi/sf_probe.c b/drivers/mtd/spi/sf_probe.c
index
On Thu, Oct 10, 2013 at 10:37 AM, Bo Shen voice.s...@atmel.com wrote:
Signed-off-by: Bo Shen voice.s...@atmel.com
---
drivers/mtd/spi/sf_probe.c |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/mtd/spi/sf_probe.c b/drivers/mtd/spi/sf_probe.c
index
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 12:42 PM, Jagan Teki wrote:
On Thu, Oct 10, 2013 at 10:37 AM, Bo Shen voice.s...@atmel.com wrote:
Signed-off-by: Bo Shen voice.s...@atmel.com
---
drivers/mtd/spi/sf_probe.c |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
On Thu, Oct 10, 2013 at 11:48 AM, Stefano Babic sba...@denx.de wrote:
On 09/10/2013 21:25, Eric Nelson wrote:
The 6x_upgrade script is used to upgrade U-Boot in SPI-NOR
on Nitrogen6x/SABRE Lite boards using U-Boot's 'sf' command.
U-Boot is placed at offset 0x400 in flash, and the script
On Thu, Oct 10, 2013 at 10:00 AM, Stephen Warren swar...@wwwdotorg.org wrote:
From: Stephen Warren swar...@nvidia.com
A common use-case is to build all boards for a particular SoC. This can
be achieved by:
./tools/buildman/buildman -b mainline_dev tegra20
However, when the SoC is a member
Unified the bank_sel calculation code for erase and
write ops.
Signed-off-by: Jagannadha Sutradharudu Teki jaga...@xilinx.com
---
drivers/mtd/spi/sf_ops.c | 36
1 file changed, 20 insertions(+), 16 deletions(-)
diff --git a/drivers/mtd/spi/sf_ops.c
- Add comments.
- Renamed few macros.
- Add tabs.
Signed-off-by: Jagannadha Sutradharudu Teki jaga...@xilinx.com
---
drivers/mtd/spi/sf_internal.h | 6 +++---
drivers/mtd/spi/sf_ops.c | 2 +-
drivers/mtd/spi/sf_probe.c| 5 +++--
include/spi.h | 14 +++---
4
On Wed, 9 Oct 2013 17:46:04 +0300
Nikita Kiryanov nik...@compulab.co.il wrote:
...
diff --git a/drivers/video/scf0403_lcd.c b/drivers/video/scf0403_lcd.c
new file mode 100644
index 000..1d1c3ff
--- /dev/null
+++ b/drivers/video/scf0403_lcd.c
@@ -0,0 +1,298 @@
+/*
+ * scf0403.c --
On Wed, 9 Oct 2013 17:46:05 +0300
Nikita Kiryanov nik...@compulab.co.il wrote:
Use scf0403 driver to add scf0403x LCD support for cm-t35 and cm-t3730
boards.
Cc: Tom Rini tr...@ti.com
Cc: Anatolij Gustschin ag...@denx.de
Cc: Igor Grinberg grinb...@compulab.co.il
Signed-off-by: Nikita
On 10/07/2013 02:58 PM, Prafulla Wadaskar wrote:
-Original Message-
From: Holger Brunck [mailto:holger.bru...@keymile.com]
Sent: 07 October 2013 12:48
To: Prafulla Wadaskar
Cc: Albert ARIBAUD; 'u-boot@lists.denx.de'; Manas
Saksena
Subject: Re: Pull request for u-boot-marvell.git
On Thu, Oct 10, 2013 at 10:16 PM, Tom Rini tr...@ti.com wrote:
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 12:42 PM, Jagan Teki wrote:
On Thu, Oct 10, 2013 at 10:37 AM, Bo Shen voice.s...@atmel.com wrote:
Signed-off-by: Bo Shen voice.s...@atmel.com
---
Added GPL-2.0+ SPDX-License-Identifier for missed spi
source files.
Signed-off-by: Jagannadha Sutradharudu Teki jagannadh.t...@gmail.com
Signed-off-by: Tom Warren twarren.nvi...@gmail.com
---
drivers/spi/altera_spi.c| 2 +-
drivers/spi/bfin_spi.c | 2 +-
drivers/spi/bfin_spi6xx.c |
Added GPL-2.0+ SPDX-License-Identifier for missed sf
source files.
Signed-off-by: Jagannadha Sutradharudu Teki jagannadh.t...@gmail.com
Signed-off-by: Bo Shen voice.s...@atmel.com
---
common/cmd_sf.c | 3 ++-
drivers/mtd/spi/sf.c | 2 +-
drivers/mtd/spi/sf_internal.h | 2
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/08/2013 09:03 AM, Jagannadha Sutradharudu Teki wrote:
Added GPL-2.0+ SPDX-License-Identifier for missed spi
source files.
Signed-off-by: Jagannadha Sutradharudu Teki jaga...@xilinx.com
---
drivers/spi/sh_spi.c| 14 +-
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
- -BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 01:26 PM, Jagannadha Sutradharudu Teki wrote:
Added GPL-2.0+ SPDX-License-Identifier for missed spi
source files.
[snip]
diff --git a/drivers/spi/bfin_spi6xx.c
On Thu, Oct 10, 2013 at 11:20 PM, Tom Rini tr...@ti.com wrote:
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/08/2013 09:03 AM, Jagannadha Sutradharudu Teki wrote:
Added GPL-2.0+ SPDX-License-Identifier for missed spi
source files.
Signed-off-by: Jagannadha Sutradharudu Teki
On Thu, 10 Oct 2013 17:52:14 +0200, Albert ARIBAUD
albert.u.b...@aribaud.net wrote:
Hi Tom,
On Thu, 10 Oct 2013 07:45:17 -0400, Tom Rini tr...@ti.com wrote:
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 04:12 AM, Albert ARIBAUD wrote:
Hi Tom,
On Wed, 9 Oct
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 03:00 PM, Albert ARIBAUD wrote:
On Thu, 10 Oct 2013 17:52:14 +0200, Albert ARIBAUD
albert.u.b...@aribaud.net wrote:
Hi Tom,
On Thu, 10 Oct 2013 07:45:17 -0400, Tom Rini tr...@ti.com wrote:
-BEGIN PGP SIGNED MESSAGE-
Dear Curt Brune,
In message 20131009162255.gg31...@cumulusnetworks.com you wrote:
To be concrete -- how are core U-Boot commands and features tested?
For example how do you test that FIT image support is not broken or
that the 'env' command and all its options work properly?
Have a look at
Hi Tom,
The following changes since commit 99b4eaa68e0e2fdd9b0d0b1d40809d7e8f92044f:
usb: Prevent using reserved registers on DM36x usb (2013-10-10 07:58:00 -0400)
are available in the git repository at:
http://git.denx.de/u-boot-x86.git buildman
for you to fetch changes up to
Dear Jagan Teki,
In message cad6g_rsbijn4eakco4-gx9ukomyhaepwewrm91dw3qf_he0...@mail.gmail.com
you wrote:
- * Licensed under the GPL-2 or later.
+ * SPDX-License-Identifier:GPL-2.0+
*/
I guess Licensed under the GPL-2 or later. is not comes under SPDX.
Can you please confirm.
On Thu, 2013-10-10 at 16:30 +0530, Pekon Gupta wrote:
-#ifdef CONFIG_AM33XX
- wr_mode = BCH_WRAPMODE_1;
+ if (bch-ecc_scheme == OMAP_ECC_BCH8_CODE_HW) {
+ wr_mode = BCH_WRAPMODE_1;
switch (bch-nibbles) {
case ECC_BCH4_NIBBLES:
@@ -320,7 +317,7 @@ static
On Thu, 2013-10-10 at 15:18 -0400, Tom Rini wrote:
On 10/10/2013 03:00 PM, Albert ARIBAUD wrote:
On Thu, 10 Oct 2013 17:52:14 +0200, Albert ARIBAUD
albert.u.b...@aribaud.net wrote:
Hi Tom,
On Thu, 10 Oct 2013 07:45:17 -0400, Tom Rini tr...@ti.com wrote:
-BEGIN PGP SIGNED
This parameter will later be used to verify OTG ports.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v6: new patch
---
arch/mips/cpu/mips32/au1x00/au1x00_usb_ohci.c | 2 +-
arch/powerpc/cpu/mpc5xxx/usb_ohci.c | 2 +-
arch/powerpc/cpu/ppc4xx/usb_ohci.c| 2 +-
Previously, only host1 was supported using an index of 0.
Now, otg has index 0, host1 is 1, host2 is 2, host3 is 3.
Since OTG requires usbmode to be set after reset, I added
CONFIG_EHCI_HCD_INIT_AFTER_RESET to nitrogen6x.h and
mx6qsabreauto.h.
I also added a weak function board_ehci_power to
Only get head if not ep0.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v4: no change
v5: no change
v6: no change
---
drivers/usb/gadget/mv_udc.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/usb/gadget/mv_udc.c b/drivers/usb/gadget/mv_udc.c
i.mx6 has 1 otg controller, and 3 host ports. So,
CONFIG_USB_MAX_CONTROLLER_COUNT can be greater than 1
even though only 1 device mode controller is supported.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v4: new patch
v5: no change
v6: no change
---
drivers/usb/gadget/mv_udc.c
Set maximum packet length in queue header to wMaxPacketSize
of endpoint.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v4: no change
v5: no change
v6: no change
---
drivers/usb/gadget/mv_udc.c | 48 -
1 file changed, 34 insertions(+),
Move defines only needed by mv_udc.c to a file
in the same directory.
This allows usbtty to compile for mv_udc,
but it still doesn't link.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v4: unchanged
v5: unchanged
v6: unchanged
---
drivers/usb/gadget/mv_udc.c | 6 +++
This paramter will later be used to initialize OTG ports in
host or device mode.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v6: new patch
---
board/compulab/cm_t35/cm_t35.c | 3 ++-
board/htkw/mcx/mcx.c | 3 ++-
board/technexion/twister/twister.c | 3
Only perform one copy, either in the bounce
routine for IN transfers, or the debounce
rtn for OUT transfer.
On out transfers, only copy the number
of bytes received from the bounce buffer
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v4: no change
v5: no change
v6: no change
---
Move common definitions to udc.h
This allows musb_udc.h to be removed as well.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v4: updated commit message
removed ifdef UDC_BULK_HS_PACKET_SIZE since 512
is the only legal value, it shouldn't be overridden.
v5: use #if
This will be used by usb_lowlevel_init so it will
no longer be used by only board specific functions.
Move definition of enum usb_init_type higher in file
so that it will be available for usb_low_level_init.
Signed-off-by: Troy Kisky troy.ki...@boundarydevices.com
---
v6: new patch
---
Hi Marek
This series is based on u-boot-usb/next branch.
After this series, nitrogen6x works with tftpboot to transfer
files over usb, and will recognize a usb stick in the OTG port.
This V6 has been rebased to the latest u-boot-usb/next branch
and changed to address Marek comments.
The most
Qiang,
On 09/16/2013 02:27 AM, Zhao Qiang wrote:
Previously, the address of a requested capability is define like that
#define PCI_DCR0x78
But, the addresses of capabilities is different with regard to PCIe revs.
So this method is not flexible.
Now a function to get the
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 10/10/2013 06:10 PM, Scott Wood wrote:
On Thu, 2013-10-10 at 15:18 -0400, Tom Rini wrote:
On 10/10/2013 03:00 PM, Albert ARIBAUD wrote:
On Thu, 10 Oct 2013 17:52:14 +0200, Albert ARIBAUD
albert.u.b...@aribaud.net wrote:
Hi Tom,
On Thu, 10
On Wed, Oct 9, 2013 at 3:29 PM, Scott Wood scottw...@freescale.com wrote:
Paul Burton (4):
mtd: driver _read() returns max_bitflips; mtd_read() returns -EUCLEAN
cmd_mtdparts: use 64 bits for flash size, partition size offset
cmd_ubi: use int64_t volume size for 'ubi create'
Hi Jagan,
On 10/10/2013 22:14, Jagan Teki wrote:
Thanks for this.
On Thu, Oct 10, 2013 at 10:37 AM, Bo Shen voice.s...@atmel.com wrote:
As the spi flash transfer to multiple parts, it is forgot to add
Atmel AT25DF321 spi flash support, which broken several Atmel EK
boards which this chip. So,
The macro allows easy setting in per-pin, as for example:
,
| imx_iomux_v3_setup_pad(MX6_PAD_NANDF_D1__GPIO_2_1 | MUX_MODE_SION);
`
The IOMUX_CONFIG_SION allows for reading PAD value from PSR register.
The following quote from the datasheet:
,
| ...
| 28.4.2.2 GPIO Write Mode
| The
Dear Otavio Salvador,
The macro allows easy setting in per-pin, as for example:
,
| imx_iomux_v3_setup_pad(MX6_PAD_NANDF_D1__GPIO_2_1 | MUX_MODE_SION);
`
The IOMUX_CONFIG_SION allows for reading PAD value from PSR register.
The following quote from the datasheet:
I think
On Thu, Oct 10, 2013 at 12:35:13PM -0300, Fabio Estevam wrote:
[Re-sending to the list as the original address was incorrect]
On Thu, Oct 10, 2013 at 12:34 PM, Fabio Estevam feste...@gmail.com wrote:
On Thu, Oct 10, 2013 at 12:29 PM, Eric Nelson
eric.nel...@boundarydevices.com wrote:
On Thu, Oct 10, 2013 at 11:14 PM, Marek Vasut ma...@denx.de wrote:
Dear Otavio Salvador,
The macro allows easy setting in per-pin, as for example:
,
| imx_iomux_v3_setup_pad(MX6_PAD_NANDF_D1__GPIO_2_1 | MUX_MODE_SION);
`
The IOMUX_CONFIG_SION allows for reading PAD value from
On 10/10/2013 07:10 PM, Shawn Guo wrote:
On Thu, Oct 10, 2013 at 12:35:13PM -0300, Fabio Estevam wrote:
[Re-sending to the list as the original address was incorrect]
On Thu, Oct 10, 2013 at 12:34 PM, Fabio Estevam feste...@gmail.com wrote:
On Thu, Oct 10, 2013 at 12:29 PM, Eric Nelson
Hello Wolfgang.
U-Boot is very flexible to configure, and as is it is not trvial to
tell if a specific piece of code actually gets linked into the final
product. I wonder if we should turn the comment as we have it now
into actual code, i. e. into a preprocessor macro that compiles the
- Original Message -
Have a look at DUTS [1]; the test cases implemented there serve a
double purpose: 1) they help testing (some of) the functionality of
U-Boot (and Linux) on a specific board, and 2) they generate the
needed include files to produce a board-specific version of the
+Simon
On Mon, Sep 30, 2013 at 4:50 PM, Ajay Kumar ajaykumar...@samsung.comwrote:
This patchset adds support for FIMD and DP on SMDK5420.
This patchset has dependency on Rajeshwari's base patchset:
[V4] EXYNOS5420: Add SMDK5420 board support
From: Scott Wood [mailto:scottw...@freescale.com]
On Thu, 2013-10-10 at 16:30 +0530, Pekon Gupta wrote:
[snip]
-#else
+ } else {
/*
* This ecc_size_config setting is for BCH sw library.
*
@@ -333,7 +330,7 @@ static void omap_hwecc_init_bch(struct nand_chip
*chip,
94 matches
Mail list logo
