On Fri, Mar 13, 2020 at 5:12 PM Atish Patra wrote:
>
> Currently, bootefi only parses memory reservation block to setup
> EFI reserved memory mappings. However, it doesn't parse the
> reserved-memory[1] device tree node that also can contain the
> reserved memory regions.
>
> Add capability to par
On Fri, Mar 13, 2020 at 5:12 PM Atish Patra wrote:
>
> In RISC-V, M-mode software can reserve physical memory regions
> by setting appropriate physical memory protection (PMP) csr. As the
> PMP csr are accessible only in M-mode, S-mode U-Boot can not read
> this configuration directly. However, M-
On Fri, Mar 13, 2020 at 5:12 PM Atish Patra wrote:
>
> FU540 uses OF_SEPARATE instead of OF_PRIOR.
>
> Enable OF_BOARD_FIXUP to update the DT with reserved-memory node.
>
> Signed-off-by: Atish Patra
> ---
> board/sifive/fu540/fu540.c | 15 +++
> configs/sifive_fu540_defconfig |
On Fri, Mar 13, 2020 at 5:12 PM Atish Patra wrote:
>
> Linux booting protocol mandates that register "a0" contains the hartid.
> However, U-boot can not pass the hartid via a0 during via standard UEFI
> protocol. DT nodes are commonly used to pass such information to the OS.
>
> Add a DT node unde
On Fri, Mar 13, 2020 at 5:11 PM Atish Patra wrote:
>
> This series adds few DT related fixes required for Linux EFI stub to work
> on RISC-V.
>
> Patch 1 adds the boot hartid property under /chosen node. The related
> discussion can be found here.
>
> https://patchwork.ozlabs.org/patch/1233664/
>
FU540 uses OF_SEPARATE instead of OF_PRIOR.
Enable OF_BOARD_FIXUP to update the DT with reserved-memory node.
Signed-off-by: Atish Patra
---
board/sifive/fu540/fu540.c | 15 +++
configs/sifive_fu540_defconfig | 1 +
2 files changed, 16 insertions(+)
diff --git a/board/sifive/f
Currently, bootefi only parses memory reservation block to setup
EFI reserved memory mappings. However, it doesn't parse the
reserved-memory[1] device tree node that also can contain the
reserved memory regions.
Add capability to parse reserved-memory node and update the EFI memory
mappings accord
Linux booting protocol mandates that register "a0" contains the hartid.
However, U-boot can not pass the hartid via a0 during via standard UEFI
protocol. DT nodes are commonly used to pass such information to the OS.
Add a DT node under chosen node to indicate the boot hartid. EFI stub
in Linux ke
In RISC-V, M-mode software can reserve physical memory regions
by setting appropriate physical memory protection (PMP) csr. As the
PMP csr are accessible only in M-mode, S-mode U-Boot can not read
this configuration directly. However, M-mode software can pass this
information via reserved-memory no
This series adds few DT related fixes required for Linux EFI stub to work
on RISC-V.
Patch 1 adds the boot hartid property under /chosen node. The related
discussion can be found here.
https://patchwork.ozlabs.org/patch/1233664/
https://lists.denx.de/pipermail/u-boot/2020-March/402085.html
Patch
On Fri, Mar 13, 2020 at 03:01:05PM -0500, Rob Herring wrote:
> On Wed, Mar 11, 2020 at 5:11 PM Tom Rini wrote:
> >
> > From: Rob Herring
> >
> > This adds the following commits from upstream:
> >
> > 84e414b0b5bc tests: Add a test case for the omit-if-no-ref keyword
> > 4038fd90056e dtc: add abil
On Wed, Mar 11, 2020 at 5:11 PM Tom Rini wrote:
>
> From: Rob Herring
>
> This adds the following commits from upstream:
>
> 84e414b0b5bc tests: Add a test case for the omit-if-no-ref keyword
> 4038fd90056e dtc: add ability to make nodes conditional on them being
> referenced
> e1f139ea4900 chec
Since commit 79030a486128 ("rockchip: Add Single boot image
(with binman, pad_cat)") the following boot regression is seen:
U-Boot 2020.04-rc3-00050-gd16e18ca6c-dirty (Mar 09 2020 - 11:40:07 -0300)
Model: Elgin RV1108 R1 board
DRAM: 128 MiB
initcall sequence 67fd12a0 failed at call 6000b927 (err
Currently the following error message is seen during boot:
U-Boot 2020.01-08751-g55759ae141 (Mar 09 2020 - 14:44:52 -0300)
Model: Elgin RV1108 R1 board
DRAM: 128 MiB
APLL: 6 DPLL:12 GPLL:118800
ACLK_BUS: 14850 ACLK_PERI:14850 HCLK_PERI:14850 PCLK_PERI:7425
MMC
Since commit 8e9a8d0d0c8c ("rockchip: elgin-rv1108: use board_early_init_f
for per-boar init") the function that configure the board GPIOs is no
longer called since CONFIG_BOARD_EARLY_INIT_F=y is not selected.
These GPIOs do not need to be configured in such early stagem, so change it
to rk_board_
In order to make the console pins more robust to noise, activate
the pullups and increase its drive strength.
Signed-off-by: Otavio Salvador
---
arch/arm/dts/rv1108-elgin-r1.dts | 11 +++
1 file changed, 11 insertions(+)
diff --git a/arch/arm/dts/rv1108-elgin-r1.dts b/arch/arm/dts/rv11
Those are fixes we've been using and we'd like to upstream.
They are fixes and would be great to have them included on 2020.04
release.
Otavio Salvador (4):
ARM: dts: Activate pullups in the console pins on rv1108-elgin-r1
elgin-rv1108: Use rk_board_late_init() for GPIO settings
elgin-rv11
On Thu, Mar 12, 2020 at 11:11:18AM +0100, Patrice Chotard wrote:
> Add STi drivers/include files and git tree.
>
> Signed-off-by: Patrice Chotard
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Wed, Mar 11, 2020 at 09:51:08PM +0100, Heinrich Schuchardt wrote:
> GCC-10 reports:
>
> In file included from tools/common/image-fit.c:1:
> include/image.h: In function ‘fit_image_get_data_and_size’:
> ./tools/../common/image-fit.c:1015:9: warning: ‘len’ may be used
> uninitialized in this fun
On Wed, Mar 11, 2020 at 12:26:53PM +0100, Michal Simek wrote:
> Just cleanup help indentation to be the same for all options.
> It means indentation.
>
> OMAP3 should be indented by tabs which is also fixed.
>
> Signed-off-by: Michal Simek
Applied to u-boot/master, thanks!
--
Tom
signatur
On Wed, Mar 11, 2020 at 08:46:29AM +, Alex Kiernan wrote:
> 4dbc107f4683 ("cmd: gpio: Correct do_gpio() return value") correctly
> changed the behaviour of the gpio command to return CMD_RET_SUCCESS or
> CMD_RET_FAILURE, but any existing script which expects the return value
> to be the pin va
On Tue, Mar 10, 2020 at 09:20:43AM +0900, AKASHI Takahiro wrote:
> The commit 5fed97af20da ("Makefile: ensure DTB doesn't overflow into
> initial stack") adds an extra check for stack size in BSS if
> CONFIG_SYS_INIT_SP_BSS_OFFSET is enabled.
> This check, however, doesn't make sense under the con
On Sat, Feb 29, 2020 at 01:09:35AM +0100, Angelo Dureghello wrote:
> From: Angelo Durgehello
>
> All drivers seems to align now to serial_xxx maning, so, aligning
> also this driver, to allow to be found easily.
>
> Signed-off-by: Angelo Durgehello
After fixing this up to be a 'git mv' of the
On Sat, Feb 29, 2020 at 01:01:32AM +0100, Angelo Dureghello wrote:
> From: Angelo Durgehello
>
> Actually, using dev->seq value before probe to deduce the current
> serial port index leads to reading an invalid seq value (-1).
> So, getting dev->seq at probe time.
>
> Signed-off-by: Angelo Durg
Since WATCHDOG_TIMEOUT_MSECS was converted to Kconfig (commit
ca51ef7c0c), CONFIG_WATCHDOG_TIMEOUT_MSECS has been guaranteed to be
defined. So remove the dead fallback ifdeffery.
Signed-off-by: Rasmus Villemoes
---
include/wdt.h | 3 ---
1 file changed, 3 deletions(-)
diff --git a/include/wdt.h
Some watchdog devices, e.g. external gpio-triggered ones, must be
reset more often than once per second, which means that the current
rate-limiting logic in watchdog_reset() fails to keep the board alive.
gpio-wdt.txt in the linux source tree defines a "hw_margin_ms"
property used to specifiy the
Some watchdogs must be reset more often than the once-per-second
ratelimit used by the generic watchdog_reset function in
wdt-uclass.c. There's precedent (from the gpio-wdt driver in linux)
for using a property called hw_margin_ms to let the device tree tell
the driver how often the device needs re
This function is a bit large for an inline function, and for U-Boot
proper, it is called via a function pointer anyway (in board_r.c), so
cannot be inlined.
It will shortly set a global variable to be used by the
watchdog_reset() function in wdt-uclass.c, so this also allows making
that variable l
From: Vladimir Oltean
The pci-host-ecam-generic code assumes that the ECAM is the first PCI
bus in the system to be probed. Therefore, the system-wide bus number
allocated by U-Boot in sequence for it is going to be zero, which
corresponds to the memory-mapped config spaces found within it.
Reus
On Tue, 3 Dec 2019 at 17:23, Alex Marginean wrote:
>
> The switch driver for LS1028A Ethernet switch is now compiled in for
> both LS1028A boards.
>
> Signed-off-by: Alex Marginean
> ---
> configs/ls1028aqds_tfa_SECURE_BOOT_defconfig | 3 ++-
> configs/ls1028aqds_tfa_defconfig | 3 ++
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Add a support for SPL which will boot from L2 LIM (0x0800_) and
> then boot U-boot FIT image including OpenSBI FW_DYNAMIC firmware
> and U-Boot proper images from 1st partition of MMC boot devices.
>
> SPL related code is leverage from
Hi Anup,
On Fri, Mar 13, 2020 at 6:49 PM Anup Patel wrote:
>
> On Fri, Mar 13, 2020 at 3:52 PM Bin Meng wrote:
> >
> > Hi Anup,
> >
> > On Fri, Mar 13, 2020 at 6:02 PM Anup Patel wrote:
> > >
> > > On Fri, Mar 13, 2020 at 2:31 PM Bin Meng wrote:
> > > >
> > > > On Wed, Mar 11, 2020 at 3:04 PM
On Fri, Mar 13, 2020 at 02:09:32PM +0100, Rasmus Villemoes wrote:
> On 13/03/2020 03.07, Heinrich Schuchardt wrote:
> > Am March 13, 2020 1:50:41 AM UTC schrieb Kever Yang
> > :
> >> The image is usually stored in block device like emmc, SD card, make
> >> the
> >> offset of image data aligned to
On 13/03/2020 03.07, Heinrich Schuchardt wrote:
> Am March 13, 2020 1:50:41 AM UTC schrieb Kever Yang
> :
>> The image is usually stored in block device like emmc, SD card, make
>> the
>> offset of image data aligned to block(512 byte) can avoid data copy
>> during boot process.
>> eg. SPL boot fr
Hi Pragnesh,
On 3/11/20 8:03 AM, Pragnesh Patel wrote:
Add driver for fu540 to support ddr initialization in SPL.
This driver is based on FSBL
(https://github.com/sifive/freedom-u540-c000-bootloader.git)
Signed-off-by: Pragnesh Patel
---
drivers/ram/Kconfig | 7 +
drivers/ram
From: Vladimir Oltean
The pci-host-ecam-generic code assumes that the ECAM is the first PCI
bus in the system to be probed. Therefore, the system-wide bus number
allocated by U-Boot in sequence for it is going to be zero, which
corresponds to the memory-mapped config spaces found within it.
Reus
On 3/13/2020 12:04 PM, Vladimir Oltean wrote:
From: Vladimir Oltean
The pci-host-ecam-generic code assumes that the ECAM is the first PCI
bus in the system to be probed. Therefore, the system-wide bus number
allocated by U-Boot in sequence for it is going to be zero, which
corresponds to the me
Hi Simon,
-"Simon Glass" schrieb: -
>
> When generating ACPI tables we need to convert GPIOs in U-Boot to the ACPI
> structures required by ACPI. This is a SoC-specific conversion and cannot
> be handled by generic code, so add a new GPIO method to do the conversion.
>
> Signed-off-by:
From: Vladimir Oltean
The pci-host-ecam-generic code assumes that the ECAM is the first PCI
bus in the system to be probed. Therefore, the system-wide bus number
allocated by U-Boot in sequence for it is going to be zero, which
corresponds to the memory-mapped config spaces found within it.
Reus
On Fri, Mar 13, 2020 at 3:52 PM Bin Meng wrote:
>
> Hi Anup,
>
> On Fri, Mar 13, 2020 at 6:02 PM Anup Patel wrote:
> >
> > On Fri, Mar 13, 2020 at 2:31 PM Bin Meng wrote:
> > >
> > > On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
> > > wrote:
> > > >
> > > > Enable all cache ways from u-boot pr
On Fri, Mar 13, 2020 at 3:52 PM Bin Meng wrote:
>
> Hi Anup,
>
> On Fri, Mar 13, 2020 at 6:02 PM Anup Patel wrote:
> >
> > On Fri, Mar 13, 2020 at 2:31 PM Bin Meng wrote:
> > >
> > > On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
> > > wrote:
> > > >
> > > > Enable all cache ways from u-boot pr
Hi Anup,
On Fri, Mar 13, 2020 at 6:02 PM Anup Patel wrote:
>
> On Fri, Mar 13, 2020 at 2:31 PM Bin Meng wrote:
> >
> > On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
> > wrote:
> > >
> > > Enable all cache ways from u-boot proper.
> >
> > U-Boot
> >
> > >
> > > Signed-off-by: Pragnesh Patel
>
On Thu, Mar 12, 2020 at 11:37 PM Igor Opaniuk wrote:
>
> From: Igor Opaniuk
>
> This fixes the issue when PHY auto negotiation never completes.
>
> Fixes: 431cd76dd8("colibri_imx6: migrate to DM_ETH")
> Signed-off-by: Igor Opaniuk
Reviewed-by: Oleksandr Suvorov
> ---
>
> board/toradex/colibr
On Fri, Mar 13, 2020 at 2:31 PM Bin Meng wrote:
>
> On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
> wrote:
> >
> > Enable all cache ways from u-boot proper.
>
> U-Boot
>
> >
> > Signed-off-by: Pragnesh Patel
> > ---
> > board/sifive/fu540/Makefile | 1 +
> > board/sifive/fu540/cache.c | 20 +
Hi Simon,
-"Simon Glass" schrieb: -
>
> Sometimes we need to generate ACPI code on the fly based on things only
> known at run time. Add a new 'acpigen' library to handle this. This code
> comes from coreboot and has been modified to support the acpi_ctx struct.
>
> Also add acpi_device
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Add descriptions about U-Boot SPL feature and how to build and run.
>
> Signed-off-by: Pragnesh Patel
> ---
> doc/board/sifive/fu540.rst | 409 ++---
> 1 file changed, 385 insertions(+), 24 deletions(-)
>
>
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Fix Palmer's email address
>
> Signed-off-by: Pragnesh Patel
> ---
> board/sifive/fu540/MAINTAINERS | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
Reviewed-by: Bin Meng
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Enable all cache ways from u-boot proper.
U-Boot
>
> Signed-off-by: Pragnesh Patel
> ---
> board/sifive/fu540/Makefile | 1 +
> board/sifive/fu540/cache.c | 20
> board/sifive/fu540/cache.h | 13 +
>
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> With sifive_fu540_defconfig:
Please use "U-Boot" in the commit title
>
> User can use FSBL or u-boot-spl.bin anyone at a time.
>
> For FSBL,
> fsbl->fw_payload.bin(opensbi+u-boot)
>
> For u-boot-spl.bin,
> u-boot-spl.bin->FIT image(opensb
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Add a support for SPL which will boot from L2 LIM (0x0800_) and
> then boot U-boot FIT image including OpenSBI FW_DYNAMIC firmware
nits: U-Boot
> and U-Boot proper images from 1st partition of MMC boot devices.
>
> SPL related code is
Hi Bin,
>-Original Message-
>From: Bin Meng
>Sent: 13 March 2020 13:27
>To: Pragnesh Patel
>Cc: U-Boot Mailing List ; Atish Patra
>; Palmer Dabbelt ; Paul
>Walmsley ; Jagan Teki
>; Troy Benjegerdes
>; Anup Patel ; Sagar
>Kadam ; Rick Chen ; Lukasz
>Majewski ; Anatolij Gustschin ; Simon
>
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Set corepll, ddrpll and ethernet PLL for u-boot-spl
>
> Signed-off-by: Pragnesh Patel
> ---
> drivers/clk/sifive/fu540-prci.c | 94 +
> 1 file changed, 94 insertions(+)
>
> diff --git a/drivers/clk/sifive/f
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Added clock enable and disable functions in prci ops
>
> Signed-off-by: Pragnesh Patel
> ---
> drivers/clk/sifive/fu540-prci.c | 75 +++--
> 1 file changed, 72 insertions(+), 3 deletions(-)
>
> diff --git a/dri
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Add DDR controller and phy register settings, taken from fsbl
> (https://github.com/sifive/freedom-u540-c000-bootloader.git)
>
> Signed-off-by: Pragnesh Patel
> ---
> arch/riscv/dts/fu540-c000-u-boot.dtsi |7 +
> arch/riscv/dt
On Wed, Mar 11, 2020 at 3:04 PM Pragnesh Patel
wrote:
>
> Add driver for fu540 to support ddr initialization in SPL.
> This driver is based on FSBL
> (https://github.com/sifive/freedom-u540-c000-bootloader.git)
>
> Signed-off-by: Pragnesh Patel
> ---
> drivers/ram/Kconfig | 7 +
>
On 3/7/20 7:58 AM, Sughosh Ganu wrote:
hi Tom,
On Wed, 4 Mar 2020 at 06:47, Heinrich Schuchardt mailto:xypron.g...@gmx.de>> wrote:
For all sandbox systems with DM_RNG we enable RNG_SANDBOX. So we can
simply
set the default to yes.
All rng drivers depend on DM_RNG. Use a single
56 matches
Mail list logo