On 27.08.21 14:14, Pali Rohár wrote:
According to PCIe base specification, if CRS Software Visibility is not
enabled, the Root Complex must re-issue the Configuration Request as a new
Request.
Normally this part of Root Complex is implemented in hardware but aardvark
is somehow special and does
On 27.08.21 14:14, Pali Rohár wrote:
There was mistake in commit 4cd61c43fd51 ("arm: a37xx: pci: Fix handling
PIO config error responses"). U-Boot does not support handling of CRS
return value for PCI_VENDOR_ID config read request and also does not set
CRSSVE bit.
Therefore disable returning
On 8/31/21 4:46 AM, AKASHI Takahiro wrote:
With this enhancement, mkeficapsule will be able to sign a capsule
file when it is created. A signature added will be used later
in the verification at FMP's SetImage() call.
To do that, We need specify additional command parameters:
nits
On 22.08.21 12:31, Pali Rohár wrote:
Support for register headers in v1 images was implemented in commit
02ba70ad6822 ("tools: kwbimage: Add support for DATA command also for v1
images"). So remove old comment.
Signed-off-by: Pali Rohár
Fixes: 02ba70ad6822 ("tools: kwbimage: Add support for
Hi Tom,
On 21.08.21 19:50, Tom Rini wrote:
We have a number of CONFIG symbols to express the fixed size of system
memory. For now, rename CONFIG_DDR_FIXED_SIZE to CONFIG_SYS_SDRAM_SIZE
and adjust usage to match that CONFIG_SYS_SDRAM_SIZE expects the entire
size rather than MiB.
Cc: Marek
On 21.08.21 19:50, Tom Rini wrote:
Move CONFIG_DDR_32BIT/64BIT to Kconfig as a choice for Armada XP
platforms. Make 64bit the default as this mirrors the current code.
Cc: Marek Behún
Cc: Stefan Roese
Signed-off-by: Tom Rini
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
On 8/17/21 5:08 AM, Zong Li wrote:
Invokes the common cache_init function to initialize ccache.
Signed-off-by: Zong Li
---
arch/riscv/cpu/fu540/Kconfig | 2 +
arch/riscv/cpu/fu540/Makefile | 1 -
arch/riscv/cpu/fu540/cache.c | 55
On 8/17/21 5:08 AM, Zong Li wrote:
Add an interface for cache initialization. Each platform can overwrite
this weak function by their own implementation, such as sifive_cache in
this patch.
In sifive_cache, it invokes the generic cache_enable interface of cache
uclass to execute the relative
Am Montag, dem 30.08.2021 um 22:48 -0400 schrieb Tom Rini:
> On Tue, Aug 31, 2021 at 04:45:10AM +0200, Daniel Schwierzeck wrote:
> > Am Freitag, dem 27.08.2021 um 21:18 -0400 schrieb Tom Rini:
> > > This converts the following to Kconfig:
> > >CONFIG_SKIP_LOWLEVEL_INIT
> > >
On Tue, Aug 31, 2021 at 04:12:21AM +0200, Daniel Schwierzeck wrote:
> Am Donnerstag, dem 26.08.2021 um 11:47 -0400 schrieb Tom Rini:
> > We move the SYS_CACHE_SHIFT_N options from arch/arm/Kconfig to
> > arch/Kconfig, and introduce SYS_CACHE_SHIFT_4 to provide a size of
> > 16.
> > Introduce
On Tue, Aug 31, 2021 at 04:45:10AM +0200, Daniel Schwierzeck wrote:
> Am Freitag, dem 27.08.2021 um 21:18 -0400 schrieb Tom Rini:
> > This converts the following to Kconfig:
> >CONFIG_SKIP_LOWLEVEL_INIT
> >CONFIG_SKIP_LOWLEVEL_INIT_ONLY
> >
> > In order to do this, we need to introduce
Modify command line arguments at mkeficapsule as the syntax was
a bit modified in the previous commit.
Signed-off-by: AKASHI Takahiro
---
test/py/tests/test_efi_capsule/conftest.py | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/test/py/tests/test_efi_capsule/conftest.py
The existing options, "--fit" and "--raw," are only used to put a proper
GUID in a capsule header, where GUID identifies a particular FMP (Firmware
Management Protocol) driver which then would handle the firmware binary in
a capsule. In fact, mkeficapsule does the exact same job in creating
a
Now we can use mkeficapsule command instead of EDK-II's script
to create a signed capsule file. So update the instruction for
capsule authentication.
Signed-off-by: AKASHI Takahiro
---
doc/develop/uefi/uefi.rst | 31 ++-
1 file changed, 14 insertions(+), 17
With this enhancement, mkeficapsule will be able to sign a capsule
file when it is created. A signature added will be used later
in the verification at FMP's SetImage() call.
To do that, We need specify additional command parameters:
-monotonic-cout : monotonic count
-private-key : private
Add a man page for mkeficapsule command.
Signed-off-by: AKASHI Takahiro
---
MAINTAINERS| 1 +
doc/mkeficapsule.1 | 91 ++
2 files changed, 92 insertions(+)
create mode 100644 doc/mkeficapsule.1
diff --git a/MAINTAINERS b/MAINTAINERS
index
# This patch set is basically the same as v2, but removed authentication-
# related pytest because the discussion about where to save a public
# key is still going on. The command, mkeficapule, is independent from
# the result.
As I proposed and discussed in [1] and [2], I have made a couple of
Am Freitag, dem 27.08.2021 um 21:18 -0400 schrieb Tom Rini:
> This converts the following to Kconfig:
>CONFIG_SKIP_LOWLEVEL_INIT
>CONFIG_SKIP_LOWLEVEL_INIT_ONLY
>
> In order to do this, we need to introduce SPL and TPL variants of
> these
> options so that we can clearly disable these
> From: U-Boot On Behalf Of Tom Rini
> Sent: Sunday, August 29, 2021 9:35 AM
> To: u-boot@lists.denx.de
> Subject: [PATCH] Convert CONFIG_SYS_MALLOC_LEN to Kconfig
>
> This converts the following to Kconfig:
>CONFIG_SYS_MALLOC_LEN
>
> Signed-off-by: Tom Rini
> ---
For riscv,
Reviewed-by:
Hi Mingrui,
On Mon, Aug 30, 2021 at 11:07 PM Mingrui Ren wrote:
> Hi Fabio,
>
> Thanks for your reply. I'm using my own board based on sabresd with mx6solo.
>
> The reson I made this change is that I found on the mx6solo official
> website:
>
Am Donnerstag, dem 26.08.2021 um 11:47 -0400 schrieb Tom Rini:
> We move the SYS_CACHE_SHIFT_N options from arch/arm/Kconfig to
> arch/Kconfig, and introduce SYS_CACHE_SHIFT_4 to provide a size of
> 16.
> Introduce select statements for other architectures based on current
> usage. For MIPS, we
On 2021/8/30 22:14, Fabio Estevam wrote:
On Mon, Aug 30, 2021 at 10:20 amjiladahe1...@gmail.com
wrote:
From 934d43a647bfee33f32f710500c75ef2490f25f6 Mon Sep 17 00:00:00 2001
From: Mingrui Ren
Date: Mon, 30 Aug 2021 20:35:11 +0800
Subject: [PATCH] board/imx6sabresd: add imx6solo during FIT
Hi all,
I am working on updating our version of u-boot, and came across something
weird - the SPL hangs after "Trying to load NAND" on the first power-on
boot, but after a watchdog reset or power-on reset, the NAND works fine.
U-Boot SPL 2021.01-00010-g8c91cf967b-dirty (Aug 30 2021 -
On Mon, Aug 30, 2021 at 12:06:46PM -0400, Tom Rini wrote:
> On Mon, Aug 30, 2021 at 11:31:28PM +0800, Huang Jianan wrote:
> > 在 2021/8/30 21:27, Huang Jianan 写道:
> > >
> > >
> > > 在 2021/8/26 6:39, Tom Rini 写道:
> > > > On Mon, Aug 23, 2021 at 08:36:44PM +0800, Huang Jianan wrote:
> > > >
> > >
On 8/30/21 10:57 PM, Adam Ford wrote:
On Tue, Aug 24, 2021 at 1:04 PM Marek Vasut wrote:
On 8/24/21 6:05 PM, Adam Ford wrote:
There is a QSPI NOR flash part on the board. Because this chip isn't
yet supported in Linux, but it is supported in U-Boot, and the
face that the RPC_SPI compatible
The following changes since commit 4865db07169126ca0205f1a6265adf01bd69b3df:
Merge tag 'efi-2021-10-rc3' of
https://source.denx.de/u-boot/custodians/u-boot-efi (2021-08-23 12:44:12
-0400)
are available in the Git repository at:
git://source.denx.de/u-boot-sh.git master
for you to fetch
Commit 830d29ac372 ("watchdog: Allow to use CONFIG_WDT without starting
watchdog")
completely broke WDT operation in both SPL and TPL, in either case those
WDTs are never enabled. Fix it by filling in the missing Kconfig options
for SPL and TPL.
Fixes: 830d29ac372 ("watchdog: Allow to use
On Thu, Aug 19, 2021 at 04:23:58PM -0400, Tom Rini wrote:
> While the Kconfig language seems to accept either form of whitespace, we
> use a space throughout the project, except in these spots.
>
> Signed-off-by: Tom Rini
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description:
On Thu, Aug 19, 2021 at 03:02:35PM -0400, Tom Rini wrote:
> This removes a number of spots of dead code based on symbols that start
> with CONFIG_[0-9] or CONFIG_A.
>
> Signed-off-by: Tom Rini
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP signature
On Thu, Aug 19, 2021 at 02:58:00PM -0400, Tom Rini wrote:
> This driver uses the CONFIG namespace to set the chips internal CONFIG
> namespace related bits. However, CONFIG is reserved for the top-level
> Kconfig based configuration system. Use CFG as the namespace here
> instead to avoid
On Thu, Aug 19, 2021 at 02:29:00PM -0400, Tom Rini wrote:
> There are an assortment of hard-coded CONFIG_BOOTCOMMAND options in some
> board headers. Rework these so that they do not add to the CONFIG
> namespace.
>
> Signed-off-by: Tom Rini
Applied to u-boot/next, thanks!
--
Tom
On Thu, Aug 19, 2021 at 03:16:15PM -0400, Tom Rini wrote:
> Rather than using CONFIG namespace for logic internal to
> include/configs/astro_mcf5373l.h to select ASTRO_ID (and populate the
> default environment), strip CONFIG from the various options used and
> set.
>
> Signed-off-by: Tom Rini
On Thu, Aug 19, 2021 at 03:15:06PM -0400, Tom Rini wrote:
> Update the comment here to refer to PCI_CONFIG_ADDRESS rather than
> CONFIG_ADDRESS.
>
> Signed-off-by: Tom Rini
> Reviewed-by: Bin Meng
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP signature
On Thu, Aug 19, 2021 at 03:06:54PM -0400, Tom Rini wrote:
> The value CONFIG_ALTERA_SPI_IDLE_VAL is never re-defined by a board.
> Rename this to ALTERA_SPI_IDLE_VAL.
>
> Signed-off-by: Tom Rini
> Reviewed-by: Bin Meng
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP
On Thu, Aug 19, 2021 at 03:06:01PM -0400, Tom Rini wrote:
> This driver is currently unused. Remove.
>
> Signed-off-by: Tom Rini
> Reviewed-by: Bin Meng
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP signature
On Thu, Aug 19, 2021 at 02:19:39PM -0400, Tom Rini wrote:
> Migrate CONFIG_GICV2 and CONFIG_GICV3 to Kconfig. We still have the GIC
> related registers that need to be handled more cleanly but start by
> moving this symbol to Kconfig.
>
> Signed-off-by: Tom Rini
Applied to u-boot/next,
On Thu, Aug 19, 2021 at 01:56:20PM -0400, Tom Rini wrote:
> This driver uses the CONFIG namespace to set the chips internal CONFIG
> namespace related bits. However, CONFIG is reserved for the top-level
> Kconfig based configuration system. Use CFG as the namespace here
> instead to avoid
On Wed, Aug 18, 2021 at 11:12:24PM -0400, Tom Rini wrote:
> First, we convert CONFIG_SYS_I2C_LEGACY to Kconfig. Next, as you cannot
> have SYS_I2C_LEGACY and DM_I2C at the same time, introduce
> CONFIG_SPL_SYS_I2C_LEGACY so that we can enable the legacy option only
> in SPL. Finally, for some
On Tue, Aug 17, 2021 at 05:59:36PM -0400, Tom Rini wrote:
> This platform does not use any of the standard EEPROM functionality and
> instead provides its own. Use a local namespace for the I2C related
> defines to access the EEPROM.
>
> Cc: Lukasz Majewski
> Signed-off-by: Tom Rini
>
On Wed, Aug 11, 2021 at 08:26:52AM -0400, Tom Rini wrote:
> This code is no longer used, remove it.
>
> Signed-off-by: Tom Rini
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP signature
On Tue, Aug 10, 2021 at 05:34:22PM -0400, Tom Rini wrote:
> Rework the default environment a bit to not use non-standard
> CONFIG_ENV_... names and similar one-off CONFIG names.
>
> Cc: Jaehoon Chung
> Signed-off-by: Tom Rini
> Reviewed-by: Jaehoon Chung
Applied to u-boot/next, thanks!
--
On Tue, Aug 10, 2021 at 05:34:21PM -0400, Tom Rini wrote:
> Rename CONFIG_ENV_KS2_BOARD_SETTINGS to ENV_KS2_BOARD_SETTINGS so that
> it better fits with the rest of the environment addition macros.
>
> Cc: Vitaly Andrianov
> Signed-off-by: Tom Rini
Applied to u-boot/next, thanks!
--
Tom
On Tue, Aug 10, 2021 at 05:34:20PM -0400, Tom Rini wrote:
> Rename CONFIG_EXTRA_ENV_BOARD_SETTINGS to EXTRA_ENV_BOARD_SETTINGS in
> order to not further add to the CONFIG namespace.
>
> Cc: Heiko Schocher
> Signed-off-by: Tom Rini
> Reviewed-by: Heiko Schocher
Applied to u-boot/next, thanks!
On Tue, Aug 10, 2021 at 04:17:55PM -0400, Tom Rini wrote:
> There are a number of DWC2 configuration options that are set in dwc2.h
> and referenced in dwc2.c only. Move these out of the CONFIG_DWC2
> namespace and in to the DWC2 namespace. Note that hikey was defining an
> option that was
On Tue, Aug 24, 2021 at 1:04 PM Marek Vasut wrote:
>
> On 8/24/21 6:05 PM, Adam Ford wrote:
> > There is a QSPI NOR flash part on the board. Because this chip isn't
> > yet supported in Linux, but it is supported in U-Boot, and the
> > face that the RPC_SPI compatible names are different in
On Mon, 2021-08-30 at 13:46 -0400, Tom Rini wrote:
> On Mon, Aug 30, 2021 at 03:05:32PM +, Marcel Ziswiler wrote:
> > On Mon, 2021-08-30 at 14:18 +0200, Marek Vasut wrote:
> > > On 8/30/21 1:11 PM, Oleksandr Suvorov wrote:
> > > > On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
> > > > >
On 8/30/21 7:52 PM, Adam Ford wrote:
On Sun, Aug 29, 2021 at 12:53 PM Marek Vasut wrote:
On 8/27/21 10:57 PM, Adam Ford wrote:
Various RZ/G2[MNH] boards have copies of cpu_reset which
creates duplicate code, so move this to a common file shared
among all users of the RZG2 and declare it weak
On Sun, Aug 29, 2021 at 12:53 PM Marek Vasut wrote:
>
> On 8/27/21 10:57 PM, Adam Ford wrote:
> > Various RZ/G2[MNH] boards have copies of cpu_reset which
> > creates duplicate code, so move this to a common file shared
> > among all users of the RZG2 and declare it weak so it can be
> >
On Mon, Aug 30, 2021 at 03:05:32PM +, Marcel Ziswiler wrote:
> On Mon, 2021-08-30 at 14:18 +0200, Marek Vasut wrote:
> > On 8/30/21 1:11 PM, Oleksandr Suvorov wrote:
> > > On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
> > > >
> > > > On 8/29/21 9:39 PM, Oleksandr Suvorov wrote:
> > > >
Hey all,
Here's the latest report.
- Forwarded message from scan-ad...@coverity.com -
Date: Mon, 30 Aug 2021 16:58:54 + (UTC)
From: scan-ad...@coverity.com
To: tom.r...@gmail.com
Subject: New Defects reported by Coverity Scan for Das U-Boot
Hi,
Please find the latest report on new
On 8/30/21 6:34 PM, Marcel Ziswiler wrote:
On Mon, 2021-08-30 at 17:10 +0200, Marek Vasut wrote:
On 8/30/21 5:05 PM, Marcel Ziswiler wrote:
On Mon, 2021-08-30 at 14:18 +0200, Marek Vasut wrote:
On 8/30/21 1:11 PM, Oleksandr Suvorov wrote:
On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
Hey all,
It's release day again and here's v2021.10-rc3. At this point in the
cycle, I'm opening up the -next branch, which is now in sync with
master. I'll be re-syncing each -rc in to -next.
As you might have noticed, I've pushed out a large number of CONFIG
migrations to Kconfig of late.
On Mon, 2021-08-30 at 17:10 +0200, Marek Vasut wrote:
> On 8/30/21 5:05 PM, Marcel Ziswiler wrote:
> > On Mon, 2021-08-30 at 14:18 +0200, Marek Vasut wrote:
> > > On 8/30/21 1:11 PM, Oleksandr Suvorov wrote:
> > > > On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
> > > > >
> > > > > On
On Mon, Aug 23, 2021 at 07:53:18PM -0500, Alexandru Gagniuc wrote:
> Both these configs exist. Stick to using CONFIG_SPL_HASH, and drop all
> references to CONFIG_SPL_HASH_SUPPORT.
>
> Signed-off-by: Alexandru Gagniuc
[snip]
> diff --git a/common/spl/Kconfig b/common/spl/Kconfig
> index
On Mon, Aug 30, 2021 at 05:14:53PM +0200, Heinrich Schuchardt wrote:
>
>
> On 8/30/21 4:48 PM, Tom Rini wrote:
> > On Mon, Aug 30, 2021 at 04:30:55PM +0200, Heinrich Schuchardt wrote:
> > >
> > >
> > > On 8/28/21 6:46 PM, Simon Glass wrote:
> > > > At present some of the ideas and techniques
On Mon, Aug 30, 2021 at 11:31:28PM +0800, Huang Jianan wrote:
> 在 2021/8/30 21:27, Huang Jianan 写道:
> >
> >
> > 在 2021/8/26 6:39, Tom Rini 写道:
> > > On Mon, Aug 23, 2021 at 08:36:44PM +0800, Huang Jianan wrote:
> > >
> > > > From: Huang Jianan
> > > >
> > > > This patch mainly deals with
On 8/30/21 5:38 AM, Michal Simek wrote:
TTC has three modes of operations. Timer, PWM and input counters.
There is already driver for timer under CADENCE_TTC_TIMER which is used for
ZynqMP R5 configuration.
This driver is targeting PWM which is for example configuration which can
be used for
On Mon, Aug 23, 2021 at 07:53:18PM -0500, Alexandru Gagniuc wrote:
> Both these configs exist. Stick to using CONFIG_SPL_HASH, and drop all
> references to CONFIG_SPL_HASH_SUPPORT.
>
> Signed-off-by: Alexandru Gagniuc
In addition to what I sent already this also needs:
diff --git
On Mon, Aug 23, 2021 at 07:53:19PM -0500, Alexandru Gagniuc wrote:
> calculate_hash() would try to select the appropriate hashing function
> by a if/elseif contruct. But that is exactly why hash_lookup_algo()
> exists, so use it instead.
>
> This does mean that we now have to 'select HASH' to
Both Ethernet and USB drivers get their reference clocks from
the versaclock. Enable that driver and the common clock driver
by default.
Signed-off-by: Adam Ford
diff --git a/arch/arm/mach-rmobile/Kconfig.64 b/arch/arm/mach-rmobile/Kconfig.64
index 114e6717ee..ce60d79923 100644
---
Now that TARGET_BEACON_RZG2M can handle all the work that
was done with TARGET_BEACON_RZG2N and TARGET_BEACON_RZG2H,
remove them since they just create more duplicate code.
Signed-off-by: Adam Ford
diff --git a/arch/arm/mach-rmobile/Kconfig.64 b/arch/arm/mach-rmobile/Kconfig.64
index
There are a few do-nothing functions that can be removed.
Remove them.
Signed-off-by: Adam Ford
diff --git a/board/beacon/beacon-rzg2m/beacon-rzg2m.c
b/board/beacon/beacon-rzg2m/beacon-rzg2m.c
index b3521fcbc1..df6044a429 100644
--- a/board/beacon/beacon-rzg2m/beacon-rzg2m.c
+++
There are three boards from Beacon, RZ/G2 M/N/H which all
use the same board file, but different device trees.
Add code to automatically select the proper device tree
based on the CPU type.
Signed-off-by: Adam Ford
diff --git a/board/beacon/beacon-rzg2m/beacon-rzg2m.c
The three different boards share the same board file and only differ
in terms of which SoC is being used. By enabling FIT on
TARGET_BEACON_RZG2M, it can support all three boards and elimate
duplicate code.
Signed-off-by: Adam Ford
diff --git a/arch/arm/mach-rmobile/Kconfig.64
在 2021/8/30 21:27, Huang Jianan 写道:
在 2021/8/26 6:39, Tom Rini 写道:
On Mon, Aug 23, 2021 at 08:36:44PM +0800, Huang Jianan wrote:
From: Huang Jianan
This patch mainly deals with uncompressed files.
Signed-off-by: Huang Jianan
---
fs/Kconfig | 1 +
fs/Makefile | 1
On 8/30/21 4:48 PM, Tom Rini wrote:
On Mon, Aug 30, 2021 at 04:30:55PM +0200, Heinrich Schuchardt wrote:
On 8/28/21 6:46 PM, Simon Glass wrote:
At present some of the ideas and techniques behind devicetree in U-Boot
are assumed, implied or unsaid. Add some documentation to cover how
On 8/30/21 5:05 PM, Marcel Ziswiler wrote:
On Mon, 2021-08-30 at 14:18 +0200, Marek Vasut wrote:
On 8/30/21 1:11 PM, Oleksandr Suvorov wrote:
On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
On 8/29/21 9:39 PM, Oleksandr Suvorov wrote:
The BSP platform LmP supports the board NXP iMX8QM
On Mon, 2021-08-30 at 14:18 +0200, Marek Vasut wrote:
> On 8/30/21 1:11 PM, Oleksandr Suvorov wrote:
> > On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
> > >
> > > On 8/29/21 9:39 PM, Oleksandr Suvorov wrote:
> > > > The BSP platform LmP supports the board NXP iMX8QM MEK. The
> > > > kernel
On Sat, 2021-08-28 at 10:46 -0600, Simon Glass wrote:
> At present some of the ideas and techniques behind devicetree in U-Boot
> are assumed, implied or unsaid. Add some documentation to cover how
> devicetree is build, how it can be modified and the rules about using
> the various CONFIG_OF_...
On Sat, 2021-08-28 at 10:46 -0600, Simon Glass wrote:
> The current list is missing a few items. Add them.
>
> Signed-off-by: Simon Glass
> ---
>
> Changes in v2:
> - Add new patch to document remaining runtime-config options
>
> doc/device-tree-bindings/config.txt | 45
On Mon, Aug 30, 2021 at 04:30:55PM +0200, Heinrich Schuchardt wrote:
>
>
> On 8/28/21 6:46 PM, Simon Glass wrote:
> > At present some of the ideas and techniques behind devicetree in U-Boot
> > are assumed, implied or unsaid. Add some documentation to cover how
> > devicetree is build, how it
On Sat, 2021-08-28 at 10:46 -0600, Simon Glass wrote:
> Sort these and add a type so it is clear how to set the value. Add a note
> about usage to the top. Correct the 'no-keyboard' binding which is missing
> a prefix.
>
> Signed-off-by: Simon Glass
> ---
> Note that some uses a u-boot prefix
On 8/28/21 6:46 PM, Simon Glass wrote:
At present some of the ideas and techniques behind devicetree in U-Boot
are assumed, implied or unsaid. Add some documentation to cover how
devicetree is build, how it can be modified and the rules about using
the various CONFIG_OF_... options.
On Mon, Aug 30, 2021 at 10:20 AM jiladahe1...@gmail.com
wrote:
>
> From 934d43a647bfee33f32f710500c75ef2490f25f6 Mon Sep 17 00:00:00 2001
> From: Mingrui Ren
> Date: Mon, 30 Aug 2021 20:35:11 +0800
> Subject: [PATCH] board/imx6sabresd: add imx6solo during FIT matching
>
> When using imx6solo
On Mon, Aug 30, 2021 at 01:59:56PM +0800, Mark-PK Tsai wrote:
> Hi,
>
> Could anyone please help to review this patch?
It seems fine, but as nothing is currently breaking in-tree, it'll wait
for -next. Thanks.
--
Tom
signature.asc
Description: PGP signature
On Mon, Aug 30, 2021 at 04:57:16PM +0300, Oleksandr Suvorov wrote:
> From: Ricardo Salveti
>
> Get Unique ID of SoC iMX7ULP, using the logic described in Fusemap
> (IMX7ULPRMB2_Rev0_Fusemap) attached in the i.MX 7ULP APRM [1].
>
> [1]
>
On Mon, Aug 23, 2021 at 07:53:18PM -0500, Alexandru Gagniuc wrote:
> Both these configs exist. Stick to using CONFIG_SPL_HASH, and drop all
> references to CONFIG_SPL_HASH_SUPPORT.
>
> Signed-off-by: Alexandru Gagniuc
This isn't quite enough and causes a bunch of platforms like
From: Ricardo Salveti
Get Unique ID of SoC iMX7ULP, using the logic described in Fusemap
(IMX7ULPRMB2_Rev0_Fusemap) attached in the i.MX 7ULP APRM [1].
[1]
https://www.nxp.com/docs/en/reference-manual/IMX7ULPRMB2.pdf
Signed-off-by: Ricardo Salveti
Co-developed-by: Oleksandr Suvorov
在 2021/8/26 6:39, Tom Rini 写道:
On Mon, Aug 23, 2021 at 08:36:45PM +0800, Huang Jianan wrote:
From: Huang Jianan
In order to use the newest LZ4_decompress_safe_partial() which can
now decode exactly the nb of bytes requested.
Signed-off-by: Huang Jianan
---
fs/erofs/Makefile | 3 +-
在 2021/8/26 6:39, Tom Rini 写道:
On Mon, Aug 23, 2021 at 08:36:44PM +0800, Huang Jianan wrote:
From: Huang Jianan
This patch mainly deals with uncompressed files.
Signed-off-by: Huang Jianan
---
fs/Kconfig | 1 +
fs/Makefile | 1 +
fs/erofs/Kconfig| 12 ++
On Tue, Aug 24, 2021 at 1:41 PM Adam Ford wrote:
>
> There are two versaclock programmable clock chips used to provide
> reference clocks for both USB and Ethernet. Enable the driver
> in the configs to run these clocks.
>
> Signed-off-by: Adam Ford
> ---
Go ahead and drop this now.
I have FIT
From 934d43a647bfee33f32f710500c75ef2490f25f6 Mon Sep 17 00:00:00 2001
From: Mingrui Ren
Date: Mon, 30 Aug 2021 20:35:11 +0800
Subject: [PATCH] board/imx6sabresd: add imx6solo during FIT matching
When using imx6solo cpu, the 'board_fit_config_name_match' function
will return -1, then u-boot
Hi,
I am using uboot code 2016.03-gf92eba1 code base. I need to disable
stopping of bootloader execution using any key(ctrl c or any key)
I also need to set bootdelay to 0. How to do these 2 config changes so the
bootloader boots without any user intervention
Regards
Fariya
With the exception of nokia_rx51 and icnova-a20-swac, disable ATAG
support. A large number of platforms had enabled support but never
supported a kernel so old as to require it. Further, some platforms are
old enough to support both, but are well supported by devicetree
booting, and have been
As this is only useful when booting with ATAGs, which are now largely
disabled, remove this value for the remaining platforms.
Cc: Phil Sutter
Signed-off-by: Tom Rini
---
I am concerned if there are a few other devices out there running modern
U-Boot and very old vendor kernels.
---
README
As part of migrating support for ATAGs to Kconfig, add an option for
setting and passing MACH_TYPE.
Signed-off-by: Tom Rini
---
arch/arm/Kconfig | 7 +++
configs/icnova-a20-swac_defconfig | 1 +
configs/nokia_rx51_defconfig | 1 +
include/configs/nokia_rx51.h | 2
No iMX platforms have supported ATAG-based booting. They have however
re-used the CONFIG_SERIAL_TAG option as a way to enable support of
reading the OTP fuses and setting the serial# environment variable in
some cases. Change the warp7 support to use this symbol, use this for
updating the rest
This converts the following to Kconfig:
CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
Signed-off-by: Tom Rini
---
configs/am335x_guardian_defconfig | 1 +
configs/apalis-imx8_defconfig | 1 +
configs/apalis-imx8x_defconfig | 1 +
configs/cgtqmx8_defconfig | 1 +
ARMv8.0 has optional crc32 instruction for crc32 calculation. The
instruction is mandatory since ARMv8.1. The crc32 calculation is
faster using the dedicated instruction, e.g. 1.4 GHz iMX8MN gives:
=> time crc32 0x5000 0x200
time: 0.126 seconds # crc32 instruction
time: 0.213
Hi Simon,
+cc a few Linaro folks who have been looking at similar problems.
On Sat, 28 Aug 2021 at 19:46, Simon Glass wrote:
>
> At present some of the ideas and techniques behind devicetree in U-Boot
> are assumed, implied or unsaid. Add some documentation to cover how
> devicetree is build,
On 8/30/21 1:11 PM, Oleksandr Suvorov wrote:
On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
On 8/29/21 9:39 PM, Oleksandr Suvorov wrote:
The BSP platform LmP supports the board NXP iMX8QM MEK. The
kernel size in LmP exceeds 32Mb. Increase the maximum size
of an uncompressed kernel to
On Mon, Aug 30, 2021 at 11:45:02AM +0200, Marek Vasut wrote:
> On 8/30/21 1:11 AM, Tom Rini wrote:
> > On Mon, Aug 30, 2021 at 01:00:02AM +0200, Marek Vasut wrote:
> > > On 8/30/21 12:51 AM, Tom Rini wrote:
> > > > On Mon, Aug 30, 2021 at 12:40:07AM +0200, Marek Vasut wrote:
> > > > > On 8/30/21
Hi,
Trying to respond to a U-Boot digest manually, please accept apologies
as I don't know how to do it properly...
>On Wed, Aug 25, 2021 at 06:43:23PM +0300, Vladimir Oltean wrote:
>> On Wed, Aug 25, 2021 at 11:24:08AM -0400, Tom Rini wrote:
>> > On Wed, Aug 25, 2021 at 06:12:20PM +0300,
Hi,
On 20/08/21 02:58PM, JaimeLiao wrote:
> Power-on-Reset is a method to restore flash back to 1S-1S-1S mode from
> 8D-8D-8D
> in the begging of probe.
>
> Command extension type is not standardized across flash vendors in DTR mode.
>
> For suiting different vendor flash devices, having
On Sun, Aug 29, 2021 at 10:55 PM Marek Vasut wrote:
>
> On 8/29/21 9:39 PM, Oleksandr Suvorov wrote:
> > The BSP platform LmP supports the board NXP iMX8QM MEK. The
> > kernel size in LmP exceeds 32Mb. Increase the maximum size
> > of an uncompressed kernel to fix the following error:
> >
Hi,
Could anyone please help to review this patch?
On 8/30/21 1:11 AM, Tom Rini wrote:
On Mon, Aug 30, 2021 at 01:00:02AM +0200, Marek Vasut wrote:
On 8/30/21 12:51 AM, Tom Rini wrote:
On Mon, Aug 30, 2021 at 12:40:07AM +0200, Marek Vasut wrote:
On 8/30/21 12:23 AM, Tom Rini wrote:
On Mon, Aug 30, 2021 at 12:19:59AM +0200, Marek Vasut wrote:
TTC has three modes of operations. Timer, PWM and input counters.
There is already driver for timer under CADENCE_TTC_TIMER which is used for
ZynqMP R5 configuration.
This driver is targeting PWM which is for example configuration which can
be used for fan control.
The driver has been tested on
On 8/27/21 8:13 PM, Sean Anderson wrote:
>
>
> On 8/27/21 7:55 AM, Michal Simek wrote:
>> TTC has three modes of operations. Timer, PWM and input counters.
>>
>> There is already driver for timer under CADENCE_TTC_TIMER which is
>> used for
>> ZynqMP R5 configuration.
>> This driver is
On 20/08/2021 04:18, Christian Hewitt wrote:
> Add the SOC ID for the S905Y2 to board info, see below for before/after
> tested with a Radxa Zero board:
>
> SoC: Amlogic Meson G12A (Unknown) Revision 28:b (30:2)
> SoC: Amlogic Meson G12A (S905Y2) Revision 28:b (30:2)
>
> Signed-off-by:
1 - 100 of 104 matches
Mail list logo
