On Fri, 12 Jun 2015 00:14:17 +0200, Johann Obermayr wrote:
Am 11.06.2015 um 22:13 schrieb Jakub Kiciński:
On Thu, 11 Jun 2015 21:49:57 +0200, Johann Obermayr wrote:
Hello,
Hi there,
for raspberyy pi there are some features available.
dtoverlay, dtparam, ...
we have a Freescale
MAX_CPUS and AP_STACK_SIZE are only meaningful when SMP is on.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in v2: None
arch/x86/Kconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig
index
In cpu_get_info() it wrongly tests against cpu_ops-get_desc to see
if it is NULL. It should test against cpu_ops-get_info.
Signed-off-by: Bin Meng bmeng...@gmail.com
---
Changes in v2: None
drivers/cpu/cpu-uclass.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git
Tom Rini trini at konsulko.com writes:
We want to see if the requested start or total block count are
unaligned. We discard the whole numbers and only care about the
remainder. Update the code to use div_u64_rem here and add a comment.
---
drivers/mmc/mmc_write.c | 12 +++-
Hello,
On 12 June 2015 at 00:14, Johann Obermayr johann.oberm...@sigmatek.at wrote:
Am 11.06.2015 um 22:13 schrieb Jakub Kiciński:
On Thu, 11 Jun 2015 21:49:57 +0200, Johann Obermayr wrote:
Hello,
Hi there,
for raspberyy pi there are some features available.
dtoverlay, dtparam, ...
we
This commit does the following to clean up x86 cpu dm drivers:
- Move cpu_x86 driver codes from arch/x86/cpu/cpu.c to a dedicated
file arch/x86/cpu/cpu_x86.c
- Rename x86_cpu_get_desc() to cpu_x86_get_desc() to keep consistent
naming with other dm drivers
- Add a new cpu_x86_bind() in the
Intel Crown Bay board has a TunnelCreek processor which supports
hyper-threading. Add /cpus node in the crownbay.dts and enable
the MP initialization.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in v2:
- Move CONFIG_MAX_CPUS after CONFIG_SMP in
This commit cleans up the lapic codes:
- Delete arch/x86/include/asm/lapic_def.h, and move register and bit
defines into arch/x86/include/asm/lapic.h
- Use MSR defines from msr-index.h in enable_lapic() and disable_lapic()
- Remove unnecessary stuff like NEED_LAPIC, X86_GOOD_APIC and
Most of the MP initialization codes in arch/x86/cpu/baytrail/cpu.c is
common to all x86 processors, except detect_num_cpus() which varies
from cpu to cpu. Move these to arch/x86/cpu/cpu.c and declare a weak
detect_num_cpus() which just returns 2 which is minimally required.
Signed-off-by: Bin
Currently lapic_setup() is called before calling mp_init(), which
then calls init_bsp() where it calls enable_lapic(), which was
already enabled in lapic_setup(). Hence move lapic_setup() call
into init_bsp() to avoid the duplication.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by: Simon
Move MAX_CPUS definition after SMP so that it shows below SMP in the
menuconfig. Also replace the leading spaces in the MAX_CPUS section
with tabs to conform coding standard.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in v2: None
Include errno.h otherwise ENOSYS is undefined.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in v2: None
common/cmd_cpu.c | 1 +
drivers/cpu/cpu-uclass.c | 1 +
2 files changed, 2 insertions(+)
diff --git a/common/cmd_cpu.c
Hi Tom,
On Thu, Jun 11, 2015 at 11:02 PM, Beaman, Thomas
thomas.bea...@xerox.com wrote:
Hi Simon,
I have enclosed both kernel boot files
Thanks,
Tom
Please stop top-posting.
-Original Message-
From: s...@google.com [mailto:s...@google.com] On Behalf Of Simon Glass
Sent:
Hi,
On 11-06-15 18:12, Joe Hershberger wrote:
Hi Tom,
On Thu, Jun 11, 2015 at 10:12 AM, Tom Rini tr...@konsulko.com wrote:
On Thu, Jun 11, 2015 at 09:14:33AM -0500, Joe Hershberger wrote:
Hi Tom,
On Wed, Jun 3, 2015 at 5:12 PM, Tom Rini tr...@konsulko.com wrote:
On Wed, Jun 03, 2015 at
On Friday 12 June 2015 13:32:56 Paul Kocialkowski wrote:
Le mercredi 10 juin 2015 à 13:35 +0200, Pali Rohár a écrit :
On Wednesday 10 June 2015 12:58:11 Paul Kocialkowski wrote:
Le mercredi 10 juin 2015 à 12:42 +0200, Pali Rohár a écrit :
On Wednesday 10 June 2015 12:34:39 Pali Rohár
On Thu, Jun 11, 2015 at 11:12:43AM -0500, Joe Hershberger wrote:
Hi Tom,
On Thu, Jun 11, 2015 at 10:12 AM, Tom Rini tr...@konsulko.com wrote:
On Thu, Jun 11, 2015 at 09:14:33AM -0500, Joe Hershberger wrote:
Hi Tom,
On Wed, Jun 3, 2015 at 5:12 PM, Tom Rini tr...@konsulko.com wrote:
On Thu, Jun 11, 2015 at 05:34:53PM -0600, Simon Glass wrote:
Hi Tom,
These are mostly the pre-work to enable device tree/driver model in SPL.
They were originally sent as part of a rockchip series. I've applied these
now since they've been sitting for a while, but unfortunately the rockchip
On Thu, Jun 11, 2015 at 12:27:09PM +0200, Hannes Schmelzer wrote:
sometimes it is usefull to know if board-detection has
written the correct value into gd-board_type.
For this we add some output to the bdinfo command.
Signed-off-by: Hannes Schmelzer oe5...@oevsv.at
Applied to
On Wed, Jun 10, 2015 at 03:54:50PM +0530, Lokesh Vutla wrote:
On AM437x-GP Evm there is 2GB of DDR3 memory available as stated in
AM437x GP EVM HardwareUser's guide
http://www.ti.com/lit/ug/spruhw7/spruhw7.pdf.
But MAX_RAM_BANK_SIZE is defined as 1GB.
Fixing MAX_RAM_BANK_SIZE to 2GB on
On Thu, Jun 11, 2015 at 07:16:43PM +0900, Masahiro Yamada wrote:
Commit 9ba9e85f3f1c (net: Fix NET_RANDOM_ETHADDR dependencies)
accidentally dropped CONFIG_LIB_RAND defines for 14 Blackfin boards.
Prior to that commit, those boards defined CONFIG_LIB_RAND, but not
CONFIG_NET_RANDOM_ETHADDR.
On Tue, Jun 09, 2015 at 07:05:00PM +0200, Pali Rohár wrote:
Commit e11c6c279d823dc0d2f470c5c2e3c0a9854a640f broke calculating lr register
in function save_boot_params() and caused U-Boot to crash at early boot time
on Nokia N900 board.
This patch fix calculating return address in lr
This introduces code to read the value of the SYS_BOOT pins on the OMAP5, as
well as the memory-preferred scheme for the interpretation of each value.
Signed-off-by: Paul Kocialkowski cont...@paulk.fr
---
arch/arm/cpu/armv7/omap5/Makefile | 1 +
arch/arm/cpu/armv7/omap5/boot.c | 45
This introduces code to read the value of the SYS_BOOT pins on the OMAP4, as
well as the memory-preferred scheme for the interpretation of each value.
Signed-off-by: Paul Kocialkowski cont...@paulk.fr
---
arch/arm/cpu/armv7/omap4/Makefile| 1 +
arch/arm/cpu/armv7/omap4/boot.c | 60
On Friday 12 June 2015 15:01:47 Paul Kocialkowski wrote:
Le vendredi 12 juin 2015 à 13:56 +0200, Pali Rohár a écrit :
On Friday 12 June 2015 13:32:56 Paul Kocialkowski wrote:
Le mercredi 10 juin 2015 à 13:35 +0200, Pali Rohár a écrit :
On Wednesday 10 June 2015 12:58:11 Paul Kocialkowski
On Tuesday 09 June 2015 20:27:19 Pali Rohár wrote:
On Tuesday 09 June 2015 20:11:22 Simon Glass wrote:
On 9 June 2015 at 10:05, Pali Rohár pali.ro...@gmail.com wrote:
Commit e11c6c279d823dc0d2f470c5c2e3c0a9854a640f broke calculating
lr register in function save_boot_params() and caused
Le vendredi 12 juin 2015 à 13:56 +0200, Pali Rohár a écrit :
On Friday 12 June 2015 13:32:56 Paul Kocialkowski wrote:
Le mercredi 10 juin 2015 à 13:35 +0200, Pali Rohár a écrit :
On Wednesday 10 June 2015 12:58:11 Paul Kocialkowski wrote:
Le mercredi 10 juin 2015 à 12:42 +0200, Pali
Changes since v2:
* ifdef save_boot_params definition and save_omap_boot_params calls with
CONFIG_SPL to only use all this when U-Boot is loaded from the U-Boot SPL.
This was always the case on != omap3 omap platforms, but is no longer the
case with omap3 support (since some devices like the
This introduces OMAP3 support for the common omap boot code, as well as a
major cleanup of the common omap boot code.
First, the omap_boot_parameters structure becomes platform-specific, since its
definition differs a bit across omap platforms. The offsets are removed as well
since it is U-Boot's
This introduces code to read the value of the SYS_BOOT pins on the OMAP3, as
well as the memory-preferred scheme for the interpretation of each value.
Signed-off-by: Paul Kocialkowski cont...@paulk.fr
---
arch/arm/cpu/armv7/omap3/Makefile | 1 +
arch/arm/cpu/armv7/omap3/boot.c | 58
OMAP devices might boot from peripheral devices, such as UART or USB.
When that happens, the U-Boot SPL tries to boot the next stage (complete U-Boot)
from that peripheral device, but in most cases, this is not a valid boot device.
This introduces a fallback option that reads the SYS_BOOT pins,
The config file for the siemens-am33x-common was using OMAP_I2C_STANDARD, which
is defined in a header that is not included in the config header. In most cases,
it was being included by the code using CONFIG_SYS_OMAP24_I2C_SPEED, but it
might not always be the case.
In particular, when
This cleans up the SPL boot devices for omap platforms and introduces support
for missing boot devices.
Signed-off-by: Paul Kocialkowski cont...@paulk.fr
---
arch/arm/include/asm/arch-am33xx/spl.h | 94 +++---
arch/arm/include/asm/arch-omap3/spl.h | 18 ---
Now that SPL boot devices are clearly defined, we can use BOOT_DEVICE_QSPI_4
instead of a hardcoded value.
Signed-off-by: Paul Kocialkowski cont...@paulk.fr
---
arch/arm/cpu/armv7/omap-common/boot-common.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git
Hi Vikas,
On 11.06.2015 21:16, Vikas MANOCHA wrote:
Any comments on the patchset.
I'll test them next week on a SoCFPGA based board and will comment then
again.
Thanks,
Stefan
___
U-Boot mailing list
U-Boot@lists.denx.de
Hi Paul,
On 7 June 2015 at 08:48, Simon Glass s...@chromium.org wrote:
On 25 May 2015 at 08:50, Lukasz Majewski l.majew...@samsung.com wrote:
Hi Paul,
Since we're now using a dynamic controller index for fastboot too,
usb_gadget_handle_interrupts should be using it instead of 0 (despite
the
On Fri, 12 Jun 2015 19:59:22 +0200
Paul Kocialkowski cont...@paulk.fr wrote:
Le vendredi 12 juin 2015 à 16:10 +0200, Lukasz Majewski a écrit :
Hi Paul,
Le lundi 18 mai 2015 à 15:01 +0200, Lukasz Majewski a écrit :
Hi Paul,
This introduces a coherent scheme for naming USB
Le vendredi 12 juin 2015 à 22:06 +0200, Lukasz Majewski a écrit :
On Fri, 12 Jun 2015 19:59:22 +0200
Paul Kocialkowski cont...@paulk.fr wrote:
Le vendredi 12 juin 2015 à 16:10 +0200, Lukasz Majewski a écrit :
Hi Paul,
Le lundi 18 mai 2015 à 15:01 +0200, Lukasz Majewski a écrit :
On 8 June 2015 at 11:50, Jagan Teki jt...@openedev.com wrote:
On 8 June 2015 at 06:58, Bin Meng bmeng...@gmail.com wrote:
On Sun, Jun 7, 2015 at 10:50 PM, Simon Glass s...@chromium.org wrote:
Tidy up three minor problems in this file.
Signed-off-by: Simon Glass s...@chromium.org
---
On 8 June 2015 at 11:49, Jagan Teki jt...@openedev.com wrote:
On 8 June 2015 at 13:55, Marek Vasut ma...@denx.de wrote:
On Sunday, June 07, 2015 at 04:50:32 PM, Simon Glass wrote:
Rather than just 'ERROR', display the error code, which may be useful, at
least with driver model.
Hi Bin,
On 12 June 2015 at 00:52, Bin Meng bmeng...@gmail.com wrote:
In cpu_get_info() it wrongly tests against cpu_ops-get_desc to see
if it is NULL. It should test against cpu_ops-get_info.
Signed-off-by: Bin Meng bmeng...@gmail.com
---
Changes in v2: None
drivers/cpu/cpu-uclass.c | 2
Hi Bin,
On 11 June 2015 at 20:07, Bin Meng bmeng...@gmail.com wrote:
Hi Simon,
On Fri, Jun 12, 2015 at 7:39 AM, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 9 June 2015 at 01:45, Bin Meng bmeng...@gmail.com wrote:
Most of the MP initialization codes in arch/x86/cpu/baytrail/cpu.c is
Le vendredi 12 juin 2015 à 17:31 +0200, Heiko Schocher a écrit :
With this option enabled each compilation creates the exact
same binary. There are no timestamps, with which a U-Boot
binary can be identified.
This option is disabled by default.
I think a bit more is needed to get truly
On Wed, May 27, 2015 at 11:39:22AM +0900, Masahiro Yamada wrote:
This commit imports some updates of kconfiglib.py from
https://github.com/ulfalizer/Kconfiglib
- Warn about and ignore the allnoconfig_y Kconfig option
- Statements in choices inherit menu/if deps
- Add
On Thu, Jun 04, 2015 at 04:42:35PM +0530, Lokesh Vutla wrote:
In addition to the regular mux configuration, certain pins of DRA7
require to have virtual mode also programmed.
This allows for predefined delay characteristics to be used by the SoC
to meet timing characterstics needed for the
On Thu, Jun 04, 2015 at 04:42:36PM +0530, Lokesh Vutla wrote:
On DRA7, in addition to the regular muxing of pins, an additional
hardware module called IODelay which is also expected to be
configured. This IODelay module has it's own register space that is
independent of the control module.
On Thu, Jun 04, 2015 at 04:42:39PM +0530, Lokesh Vutla wrote:
From: Nishanth Menon n...@ti.com
Adding the mux data, manual and virtual mode
settings for DRA7-evm.
Signed-off-by: Nishanth Menon n...@ti.com
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Signed-off-by: Peter Ujfalusi
On Thu, Jun 04, 2015 at 04:42:41PM +0530, Lokesh Vutla wrote:
Enable IO delay recalibration sequence.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Signed-off-by: Nishanth Menon n...@ti.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
On Thu, Jun 04, 2015 at 04:42:42PM +0530, Lokesh Vutla wrote:
Adding the mux data, manual and virtual mode
settings for BeagleBoard-X15.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Signed-off-by: Tomi Valkeinen tomi.valkei...@ti.com
Signed-off-by: Nishanth Menon n...@ti.com
On Fri, Jun 05, 2015 at 12:58:48AM +0100, Andre Przywara wrote:
From: Rob Herring r...@kernel.org
On the highbank platform the SoC's management controller firmware
will probe the DRAM modules and populates the initial device tree with
the correct values. Therefore the memory sizes in are
On Fri, Jun 05, 2015 at 12:58:46AM +0100, Andre Przywara wrote:
From: Mark Langsdorf mark.langsd...@gmail.com
The AHCI driver currently waits 5s before timing out when sending a
data command to a drive. Some drives take upwards of 8s to respond to
the initial data command while they're
On Fri, Jun 05, 2015 at 12:58:44AM +0100, Andre Przywara wrote:
From: Mark Langsdorf mark.langsd...@gmail.com
Signed-off-by: Mark Langsdorf mark.langsd...@gmail.com
Signed-off-by: Andre Przywara o...@andrep.de
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital
On Fri, Jun 05, 2015 at 12:58:42AM +0100, Andre Przywara wrote:
From: Rob Herring r...@kernel.org
Andre: assign names to the magic values
Signed-off-by: Rob Herring r...@kernel.org
Signed-off-by: Andre Przywara o...@andrep.de
Applied to u-boot/master, thanks!
--
Tom
signature.asc
On Thu, Jun 04, 2015 at 04:42:33PM +0530, Lokesh Vutla wrote:
do_set_mux32() is redefined in dra7xx and beagle_x15 boards.
IO delay recalibration sequence also needs this.
Making it generic to avoid duplication.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Signed-off-by: Nishanth Menon
On Thu, Jun 04, 2015 at 04:42:37PM +0530, Lokesh Vutla wrote:
In addition to the regular mux configuration, certain pins of DRA7
require to have manual mode also programmed, when predefined
delay characteristics cannot be used for the interface.
struct iodelay_cfg_entry is introduced for
On Fri, Jun 05, 2015 at 12:58:43AM +0100, Andre Przywara wrote:
From: Mark Langsdorf mark.langsd...@gmail.com
The Calxeda Midway part has A15 cores, which do not have the Highbank
A9's SCU used there for resetting the chip.
Add code to distinguish between the A9 and the A15 and invoke the
On Thu, Jun 04, 2015 at 04:42:40PM +0530, Lokesh Vutla wrote:
Now all manual mode configurations are done as part of
IO delay recalibration sequence, remove the hack done for
CPSW.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
On Thu, Jun 04, 2015 at 04:42:38PM +0530, Lokesh Vutla wrote:
Enabling IO delay recalibration sequence for DRA7 EVM.
UART and I2C are configured before IO delay recalibration sequence
as these are used earlier and safe to use.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Signed-off-by:
On Thu, Jun 04, 2015 at 04:42:34PM +0530, Lokesh Vutla wrote:
Adopting the pinctrl register definitions from Linux kernel
to be consistent.
Old definitions will be removed once all the pinctrl data
is adapted to new definitions.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
On Fri, Jun 05, 2015 at 12:58:49AM +0100, Andre Przywara wrote:
From: Mark Langsdorf mark.langsd...@gmail.com
The Calxeda highbank SOC needs a custom sequence to bring up SATA links,
so override ahci_link_up with custom function to handle combophy setup.
Signed-off-by: Mark Langsdorf
On Fri, Jun 05, 2015 at 12:42:20PM +0300, Roger Quadros wrote:
We almost always use UBIFS for user accessible NAND file systems and
the UBIFS file system might contain more than one volume within the
single NAND partition. The last NAND partition is therefore more
appropriately named as
On Fri, Jun 05, 2015 at 03:19:21PM +0530, Lokesh Vutla wrote:
On AM57xx evm I2C5 is used to detect the LCD board by reading the
EEPROM present on the bus.
Enable i2c5 clocks to help that.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to
On Fri, Jun 05, 2015 at 03:51:11PM +0530, Lokesh Vutla wrote:
From: Tom Rini tr...@ti.com
The recent changes for hw leveling on am33xx were not intended for
DDR2 boards, only DDR3. Update emif_sdram_type to take a sdram_config
value to check against. This lets us pass in the value we would
On Fri, May 29, 2015 at 07:27:29PM +0200, Yegor Yefremov wrote:
Vision Systems's Baltos is based on AM335x SoC
from Texas Instruments. This patch adds support
such Industrial PCs in mainline u-boot.
[ ba...@ti.com: updated original patch to current u-boot ]
Signed-off-by: Yegor Yefremov
On Thu, Jun 11, 2015 at 07:14:50PM +0900, Masahiro Yamada wrote:
Now all the AVR32 boards have been converted into Generic Board.
Select it in Kconfig and clean up defines in header files.
Signed-off-by: Masahiro Yamada yamada.masah...@socionext.com
Acked-by: Andreas Bießmann
On Wed, Jun 10, 2015 at 03:54:50PM +0530, Lokesh Vutla wrote:
On AM437x-GP Evm there is 2GB of DDR3 memory available as stated in
AM437x GP EVM HardwareUser's guide
http://www.ti.com/lit/ug/spruhw7/spruhw7.pdf.
But MAX_RAM_BANK_SIZE is defined as 1GB.
Fixing MAX_RAM_BANK_SIZE to 2GB on
On Fri, Jun 05, 2015 at 11:09:02AM +0300, Roger Quadros wrote:
AM43xx EVMs have NAND so enable it.
Signed-off-by: Roger Quadros rog...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
On Fri, Jun 05, 2015 at 12:43:46PM +0300, Roger Quadros wrote:
From: Tom Rini tr...@ti.com
Enable booting from NAND on the am437xx-evm.
Signed-off-by: Tom Rini tr...@ti.com
Signed-off-by: Roger Quadros rog...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master,
On Fri, Jun 05, 2015 at 12:42:21PM +0300, Roger Quadros wrote:
Use the correct partition names from with the Device Tree blob
and the kernel is picked up. Also use partition name instead of
number for the root filesystem in the kernel boot arguments.
Signed-off-by: Roger Quadros
On Fri, Jun 05, 2015 at 12:58:45AM +0100, Andre Przywara wrote:
From: Mark Langsdorf mark.langsd...@gmail.com
Enable full 48-bit LBA48 data reads by passing the upper word of the
LBA block pointer in bytes 9 and 10 of the FIS.
This allows uboot to load data from any arbitrary sector on a
In the cases where we make use of environment in SPL we do not need
these defaults compiled in and available. These are taking up space
that in some cases now prevent linking, so drop.
Signed-off-by: Tom Rini tr...@konsulko.com
---
include/configs/dra7xx_evm.h |2 ++
On 12 June 2015 at 00:52, Bin Meng bmeng...@gmail.com wrote:
MAX_CPUS and AP_STACK_SIZE are only meaningful when SMP is on.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in v2: None
arch/x86/Kconfig | 2 ++
1 file changed, 2 insertions(+)
On 12 June 2015 at 00:52, Bin Meng bmeng...@gmail.com wrote:
Include errno.h otherwise ENOSYS is undefined.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by: Simon Glass s...@chromium.org
---
Changes in v2: None
common/cmd_cpu.c | 1 +
drivers/cpu/cpu-uclass.c | 1 +
2 files
On 12 June 2015 at 00:52, Bin Meng bmeng...@gmail.com wrote:
Move MAX_CPUS definition after SMP so that it shows below SMP in the
menuconfig. Also replace the leading spaces in the MAX_CPUS section
with tabs to conform coding standard.
Signed-off-by: Bin Meng bmeng...@gmail.com
Acked-by:
On 12 June 2015 at 13:10, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 12 June 2015 at 00:52, Bin Meng bmeng...@gmail.com wrote:
In cpu_get_info() it wrongly tests against cpu_ops-get_desc to see
if it is NULL. It should test against cpu_ops-get_info.
Signed-off-by: Bin Meng
On 12 June 2015 at 00:52, Bin Meng bmeng...@gmail.com wrote:
This commit does the following to clean up x86 cpu dm drivers:
- Move cpu_x86 driver codes from arch/x86/cpu/cpu.c to a dedicated
file arch/x86/cpu/cpu_x86.c
- Rename x86_cpu_get_desc() to cpu_x86_get_desc() to keep consistent
On Wed, Jun 03, 2015 at 02:43:26PM +0530, Lokesh Vutla wrote:
DDRIO_2 and LPDDR2CH1_1 registers are not present
for DRA7. So not configuring these registers for DRA7xx
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master, thanks!
On Wed, Jun 03, 2015 at 02:43:25PM +0530, Lokesh Vutla wrote:
A generic is_dra72x cpu check is useful for grouping
all the revisions under that. This is used in the
subsequent patches.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to
On Wed, Jun 03, 2015 at 04:57:47PM +0530, Lokesh Vutla wrote:
When DLL_CALIB_INTERVAL is set, an extra delay is added
which is not required and it consumes EMIF bandwidth.
So making the DLL_CALIB_CTRL[8:0]DLL_CALIB_INTERVAL bits to 0.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Applied
On Wed, Jun 03, 2015 at 02:43:21PM +0530, Lokesh Vutla wrote:
DRA7 EMIF supports Full leveling for DDR3.
Adding support for the Full leveling sequence.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master, thanks!
--
Tom
On Fri, Jun 12, 2015 at 08:52:29PM -0400, Tom Rini wrote:
In the cases where we make use of environment in SPL we do not need
these defaults compiled in and available. These are taking up space
that in some cases now prevent linking, so drop.
Signed-off-by: Tom Rini tr...@konsulko.com
On Wed, Jun 03, 2015 at 02:43:23PM +0530, Lokesh Vutla wrote:
Updating EMIF registers to enable HW leveling
on DRA7-evm.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital
On Wed, Jun 03, 2015 at 02:43:24PM +0530, Lokesh Vutla wrote:
Updating EMIF registers to enable HW leveling
on DRA72-evm.
Also updating the timing registers.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master, thanks!
--
Tom
On Wed, Jun 03, 2015 at 02:43:22PM +0530, Lokesh Vutla wrote:
Updating EMIF registers to enable HW leveling
on BeagleBoard-X15.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description:
On Thu, Jun 04, 2015 at 10:08:50AM +0530, Lokesh Vutla wrote:
Unlike OMAP5, EMIF PHY used in DRA7 will be left in unknown state after
warm reset, emif needs to be configured to bring it back to a known
state. So configure EMIF during warm reset.
Reported-by: Roger Quadros rog...@ti.com
On Wed, Jun 03, 2015 at 02:43:27PM +0530, Lokesh Vutla wrote:
Update DDR IO register values.
Signed-off-by: Lokesh Vutla lokeshvu...@ti.com
Reviewed-by: Tom Rini tr...@konsulko.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
Le vendredi 12 juin 2015 à 15:10 +0200, Pali Rohár a écrit :
On Friday 12 June 2015 15:01:47 Paul Kocialkowski wrote:
Le vendredi 12 juin 2015 à 13:56 +0200, Pali Rohár a écrit :
On Friday 12 June 2015 13:32:56 Paul Kocialkowski wrote:
Le mercredi 10 juin 2015 à 13:35 +0200, Pali Rohár a
Hi Paul,
Le lundi 18 mai 2015 à 15:01 +0200, Lukasz Majewski a écrit :
Hi Paul,
This introduces a coherent scheme for naming USB download gadget
and functions config options. The download USB gadget config
option is moved to CONFIG_USB_GADGET_DOWNLOAD for better
consistency with
Le lundi 18 mai 2015 à 15:01 +0200, Lukasz Majewski a écrit :
Hi Paul,
This introduces a coherent scheme for naming USB download gadget and
functions config options. The download USB gadget config option is
moved to CONFIG_USB_GADGET_DOWNLOAD for better consistency with other
gadgets
Le mercredi 10 juin 2015 à 13:35 +0200, Pali Rohár a écrit :
On Wednesday 10 June 2015 12:58:11 Paul Kocialkowski wrote:
Le mercredi 10 juin 2015 à 12:42 +0200, Pali Rohár a écrit :
On Wednesday 10 June 2015 12:34:39 Pali Rohár wrote:
On Wednesday 10 June 2015 11:54:00 Paul Kocialkowski
With this option enabled each compilation creates the exact
same binary. There are no timestamps, with which a U-Boot
binary can be identified.
This option is disabled by default.
Signed-off-by: Heiko Schocher h...@denx.de
---
Kconfig | 9 +
Makefile | 8
2 files changed, 17
On Thu, Jun 04, 2015 at 10:42:48AM +0200, Enric Balletbo i Serra wrote:
Add support for Lightwriter SL50 series board, a small, robust and portable
Voice Output Communication Aids (VOCA) designed to meet the particular and
changing needs of people with speech loss resulting from a wide range
This introduces a coherent scheme for naming USB download gadget and functions
config options. The download USB gadget config option is moved to
CONFIG_USB_GADGET_DOWNLOAD for better consistency with other gadgets and each
function's config option is moved to a CONFIG_USB_FUNCTION_ prefix.
Weak versions of board_usb_init and board_usb_cleanup are defined in common USB
host code, but it is also used for USB device gadgets, so we also need a weak
definition of it when there is no USB host enabled.
Both weak definitions do not conflict.
Signed-off-by: Paul Kocialkowski
USB download gadget functions such as thor and dfu have a separate config option
for the USB gadget part of the code, independent from the command part.
This switches the fastboot USB gadget to the same scheme, for better
consistency.
Signed-off-by: Paul Kocialkowski cont...@paulk.fr
---
README
Le vendredi 12 juin 2015 à 16:10 +0200, Lukasz Majewski a écrit :
Hi Paul,
Le lundi 18 mai 2015 à 15:01 +0200, Lukasz Majewski a écrit :
Hi Paul,
This introduces a coherent scheme for naming USB download gadget
and functions config options. The download USB gadget config
Each USB download function command calls board_usb_init before registering the
USB gadget and board_usb_cleanup after de-registering it. On devices currently
using fasboot, musb-new is usually initialized earlier, but some other boards
might need the board_usb_init call to properly initialize
The switch to DM in
http://git.denx.de/?p=u-boot.git;a=commit;h=b6006baf9c2553543e3384983d23d95efbf24fa6
causes u-boot compilation to fail when CONFIG_NETCONSOLE is enabled:
CC common/bootm.o
common/bootm.c: In function 'bootm_disable_interrupts':
common/bootm.c:472:2: warning: implicit
97 matches
Mail list logo
