On Wed, Aug 16, 2017 at 5:56 PM, Bin Meng wrote:
> Hi Jagan,
>
> On Wed, Aug 16, 2017 at 6:34 PM, Jagan Teki wrote:
>> Hi Bin,
>>
>> On Wed, Aug 16, 2017 at 7:29 AM, Bin Meng wrote:
>>> Hi Jagan,
>>>
>>> On Mon, Aug 14, 2017 at
Hi Jagan,
On Wed, Aug 16, 2017 at 6:34 PM, Jagan Teki wrote:
> Hi Bin,
>
> On Wed, Aug 16, 2017 at 7:29 AM, Bin Meng wrote:
>> Hi Jagan,
>>
>> On Mon, Aug 14, 2017 at 1:35 PM, Bin Meng wrote:
>>> Hi Jagan,
>>>
>>> On Mon, Aug
Hi Bin,
On Wed, Aug 16, 2017 at 7:29 AM, Bin Meng wrote:
> Hi Jagan,
>
> On Mon, Aug 14, 2017 at 1:35 PM, Bin Meng wrote:
>> Hi Jagan,
>>
>> On Mon, Aug 14, 2017 at 1:17 PM, Jagan Teki wrote:
>>> On Mon, Aug 14, 2017 at 10:34
Hi Jagan,
On Mon, Aug 14, 2017 at 1:35 PM, Bin Meng wrote:
> Hi Jagan,
>
> On Mon, Aug 14, 2017 at 1:17 PM, Jagan Teki wrote:
>> On Mon, Aug 14, 2017 at 10:34 AM, Bin Meng wrote:
>>> Hi Jagan,
>>>
>>> On Mon, Aug 14, 2017 at
Hi Jagan,
On Mon, Aug 14, 2017 at 1:17 PM, Jagan Teki wrote:
> On Mon, Aug 14, 2017 at 10:34 AM, Bin Meng wrote:
>> Hi Jagan,
>>
>> On Mon, Aug 14, 2017 at 12:58 PM, Jagan Teki
>> wrote:
>>> Hi Bin,
>>>
>>> On Mon, Aug
On Mon, Aug 14, 2017 at 10:34 AM, Bin Meng wrote:
> Hi Jagan,
>
> On Mon, Aug 14, 2017 at 12:58 PM, Jagan Teki wrote:
>> Hi Bin,
>>
>> On Mon, Aug 14, 2017 at 8:07 AM, Bin Meng wrote:
>>> Hi Jagan,
>>>
>>> On Mon, Aug 14, 2017 at
Hi Jagan,
On Mon, Aug 14, 2017 at 12:58 PM, Jagan Teki wrote:
> Hi Bin,
>
> On Mon, Aug 14, 2017 at 8:07 AM, Bin Meng wrote:
>> Hi Jagan,
>>
>> On Mon, Aug 14, 2017 at 1:22 AM, Jagan Teki wrote:
>>> Hi Bin,
>>>
>>> On Wed,
Hi Bin,
On Mon, Aug 14, 2017 at 8:07 AM, Bin Meng wrote:
> Hi Jagan,
>
> On Mon, Aug 14, 2017 at 1:22 AM, Jagan Teki wrote:
>> Hi Bin,
>>
>> On Wed, Aug 2, 2017 at 3:56 AM, Bin Meng wrote:
>>> Hi Jagan,
>>>
>>> On Wed, Aug 2,
Hi Jagan,
On Mon, Aug 14, 2017 at 1:22 AM, Jagan Teki wrote:
> Hi Bin,
>
> On Wed, Aug 2, 2017 at 3:56 AM, Bin Meng wrote:
>> Hi Jagan,
>>
>> On Wed, Aug 2, 2017 at 12:01 AM, Jagan Teki wrote:
>>> On Sun, Jul 23, 2017 at
Hi Bin,
On Wed, Aug 2, 2017 at 3:56 AM, Bin Meng wrote:
> Hi Jagan,
>
> On Wed, Aug 2, 2017 at 12:01 AM, Jagan Teki wrote:
>> On Sun, Jul 23, 2017 at 8:14 PM, Bin Meng wrote:
>>> On some flash (like Macronix), QE (quad enable)
On Mon, Aug 7, 2017 at 3:54 PM, Jagan Teki wrote:
> Hi Bing,
>
> On Mon, Aug 7, 2017 at 1:09 PM, Bin Meng wrote:
>> On Fri, Aug 4, 2017 at 12:21 PM, Bin Meng wrote:
>>> On Wed, Aug 2, 2017 at 6:26 AM, Bin Meng
Hi Bing,
On Mon, Aug 7, 2017 at 1:09 PM, Bin Meng wrote:
> On Fri, Aug 4, 2017 at 12:21 PM, Bin Meng wrote:
>> On Wed, Aug 2, 2017 at 6:26 AM, Bin Meng wrote:
>>> Hi Jagan,
>>>
>>> On Wed, Aug 2, 2017 at 12:01 AM, Jagan Teki
On Fri, Aug 4, 2017 at 12:21 PM, Bin Meng wrote:
> On Wed, Aug 2, 2017 at 6:26 AM, Bin Meng wrote:
>> Hi Jagan,
>>
>> On Wed, Aug 2, 2017 at 12:01 AM, Jagan Teki wrote:
>>> On Sun, Jul 23, 2017 at 8:14 PM, Bin Meng
On Wed, Aug 2, 2017 at 6:26 AM, Bin Meng wrote:
> Hi Jagan,
>
> On Wed, Aug 2, 2017 at 12:01 AM, Jagan Teki wrote:
>> On Sun, Jul 23, 2017 at 8:14 PM, Bin Meng wrote:
>>> On some flash (like Macronix), QE (quad enable) bit is in
Hi Jagan,
On Wed, Aug 2, 2017 at 12:01 AM, Jagan Teki wrote:
> On Sun, Jul 23, 2017 at 8:14 PM, Bin Meng wrote:
>> On some flash (like Macronix), QE (quad enable) bit is in the same
>> status register as BP# bits, and we need preserve its original
On Sun, Jul 23, 2017 at 8:14 PM, Bin Meng wrote:
> On some flash (like Macronix), QE (quad enable) bit is in the same
> status register as BP# bits, and we need preserve its original value
> during a reboot cycle as this is required by some platforms (like
> Intel ICH SPI
On 23 July 2017 at 08:44, Bin Meng wrote:
> On some flash (like Macronix), QE (quad enable) bit is in the same
> status register as BP# bits, and we need preserve its original value
> during a reboot cycle as this is required by some platforms (like
> Intel ICH SPI controller
On some flash (like Macronix), QE (quad enable) bit is in the same
status register as BP# bits, and we need preserve its original value
during a reboot cycle as this is required by some platforms (like
Intel ICH SPI controller working under descriptor mode).
Signed-off-by: Bin Meng
18 matches
Mail list logo