Hi Gilles,
i try your workaround but nothing is changed.
I make another test. I try to comment out all the content of
mxc_mask_irq() but the result is the same.
(the mxc_mask_irq is used also for acking interrupts but is not correct
why it doesn't write in the processor manual)
Do you know if there is a code over the mxc_mask_irq that disable the
interrupts ?
About interrupt gpio it should be a link with this behaviour ? ( i don't
want gpio as interrupts )
Il 10/04/2012 14:40, Gilles Chanteperdrix ha scritto:
On 04/10/2012 02:33 PM, Roberto Bielli wrote:
Il 10/04/2012 13:49, Gilles Chanteperdrix ha scritto:
On 04/10/2012 12:39 PM, Roberto Bielli wrote:
Hi Gilles,
i tried your code but th behavior is the same.
Then i tried a linux base app and works correctly.
In the exact same conditions? With the crunching task running with
SCHED_FIFO, priority 1, and the periodic task running with SCHED_FIFO,
priority 99, and the linux real-time throttling disabled?
Yes, and i see that every LATCH ( about ~10ms ) period the task with
higher priority is wakeup.
So a task with lower priority is interrupted by timer interrupt and
reschedule the task with higher priority.
The only thing I can think is that the timer interrupt in fact stays
masked. You can try the following patch:
diff --git a/arch/arm/plat-mxc/irq.c b/arch/arm/plat-mxc/irq.c
index 8aee763..7e4cc2e 100644
--- a/arch/arm/plat-mxc/irq.c
+++ b/arch/arm/plat-mxc/irq.c
@@ -94,12 +94,14 @@ EXPORT_SYMBOL(mxc_set_irq_fiq);
static void mxc_mask_irq(unsigned int irq)
{
__raw_writel(irq, avic_base + AVIC_INTDISNUM);
+ __raw_readl(avic_base + AVIC_INTDISNUM);
}
/* Enable interrupt number irq in the AVIC */
static void mxc_unmask_irq(unsigned int irq)
{
__raw_writel(irq, avic_base + AVIC_INTENNUM);
+ __raw_readl(avic_base + AVIC_INTENNUM);
}
static struct irq_chip mxc_avic_chip = {
If I had to debug this issue, I would look at all the timer and
interrupt controller registers value, to see what is wrong.
You can also try the plain linux example with CONFIG_IPIPE on, but
without CONFIG_XENOMAI.
Other than that, without access to the board, it is hard for me to
debug further, so I am afraid you are on your own.
--
++
Roberto Bielli
Sviluppo Software
Axel S.r.l.
Via Del Cannino, 3
21020 Crosio Della Valle
Varese - Italy
Telefono: +39 0332 949600
Fax: +39 0332 969315
E-mail: roberto.bie...@axelsw.it
Web Site: www.axelsw.it
++
Si precisa che le informazioni contenute in questo messaggio sono riservate e
ad uso esclusivo del destinatario.
Qualora il messaggio in parola Le fosse pervenuto per errore, La preghiamo di
eliminarlo senza copiarlo e di non inoltrarlo a terzi,
dandocene gentilmente comunicazione. Grazie.
Informativa sul trattamento dei dati personali (D. Lgs. 196/2003).
I dati utilizzati per la spedizione del presente messaggio sono utilizzati da
Axel S.r.l., titolare del trattamento,
per l'invio delle comunicazioni dei diversi settori aziendali, non essendo
autorizzata la divulgazione a terzi.
Potrete rivolgere alla seguente mail richieste di verifica, rettifica o
cancellazione dei Vostri dati: i...@axelsw.it
This e-mail and any attachments is confidential and may contain privileged
information
intended for the addressee(s) only. Dissemination, copying, printing or use by
anybody
else is unauthorised. If you are not the intended recipient,
please delete this message and any attachments and advise the sender
by return e-mail.Thank you.
++
___
Xenomai-core mailing list
Xenomai-core@gna.org
https://mail.gna.org/listinfo/xenomai-core
