Hi Wolfram,

> SPEAr320 design contains two boards:
> > a) CPU board (which houses the ARM926ejs CPU and DDR in addition to
> > some other interfaces like USB host etc..)
> > b) Application PLC board (which contains two Bosch CCAN IPs that are
> > interfaced to APB bus in addition to other interfaces like UART
> etc..)
> > [See details here:
> >
> http://www.st.com/stonline/products/families/embedded_mpu/spear_mpus/s
> > pear320_single_core.htm]
> >
> > The SPEAr CAN driver relies on 'platform data/board specific details'
> that are passed by means of relevant evb files present in
> 'arch/arm/mach-spear3xx' directory.
> >
> > Signed-off-by: Bhupesh Sharma <[email protected]>
> >
> > Index: spear320_can.c
> > ===================================================================
> > --- spear320_can.c  (revision 0)
> > +++ spear320_can.c  (revision 0)
> 
> Please create patches that are -p1 style (a/drivers/net/can/<filename>)
> when you post on netdev. That makes reviewing a lot easier.
> 

Thanks for your inputs.
For the netdev list I am creating patches using GIT.
It is much easier to use git-send-email and git related tools for 
creating/sending patches.

These patches are created only for Socket SVN and the ones for netdev will be 
in the
-p1 style (a/drivers/net/can/<filename>) for sure [probably V2 of these 
patches].

Regards,
Bhupesh
_______________________________________________
Socketcan-core mailing list
[email protected]
https://lists.berlios.de/mailman/listinfo/socketcan-core

Reply via email to