Module Name: src
Committed By: jmcneill
Date: Sat May 5 09:54:53 UTC 2018
Modified Files:
src/sys/arch/arm/sunxi: files.sunxi
Added Files:
src/sys/arch/arm/sunxi: sun50i_a64_r_ccu.c sun50i_a64_r_ccu.h
Log Message:
Add driver for Allwinner A64 PRCM CCU
To generate a diff of this commit:
cvs rdiff -u -r1.52 -r1.53 src/sys/arch/arm/sunxi/files.sunxi
cvs rdiff -u -r0 -r1.1 src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.c \
src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.h
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Modified files:
Index: src/sys/arch/arm/sunxi/files.sunxi
diff -u src/sys/arch/arm/sunxi/files.sunxi:1.52 src/sys/arch/arm/sunxi/files.sunxi:1.53
--- src/sys/arch/arm/sunxi/files.sunxi:1.52 Wed May 2 21:20:20 2018
+++ src/sys/arch/arm/sunxi/files.sunxi Sat May 5 09:54:53 2018
@@ -1,4 +1,4 @@
-# $NetBSD: files.sunxi,v 1.52 2018/05/02 21:20:20 jmcneill Exp $
+# $NetBSD: files.sunxi,v 1.53 2018/05/05 09:54:53 jmcneill Exp $
#
# Configuration info for Allwinner sunxi family SoCs
#
@@ -59,6 +59,11 @@ device sun50ia64ccu: sunxi_ccu
attach sun50ia64ccu at fdt with sunxi_a64_ccu
file arch/arm/sunxi/sun50i_a64_ccu.c sunxi_a64_ccu
+# CCU (A64 PRCM)
+device sun50ia64rccu: sunxi_ccu
+attach sun50ia64rccu at fdt with sunxi_a64_r_ccu
+file arch/arm/sunxi/sun50i_a64_r_ccu.c sunxi_a64_r_ccu
+
# CCU (H6)
device sun50ih6ccu: sunxi_ccu
attach sun50ih6ccu at fdt with sunxi_h6_ccu
Added files:
Index: src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.c
diff -u /dev/null src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.c:1.1
--- /dev/null Sat May 5 09:54:53 2018
+++ src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.c Sat May 5 09:54:53 2018
@@ -0,0 +1,143 @@
+/* $NetBSD: sun50i_a64_r_ccu.c,v 1.1 2018/05/05 09:54:53 jmcneill Exp $ */
+
+/*-
+ * Copyright (c) 2017-2018 Jared McNeill <jmcne...@invisible.ca>
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+ * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+#include <sys/cdefs.h>
+
+__KERNEL_RCSID(1, "$NetBSD: sun50i_a64_r_ccu.c,v 1.1 2018/05/05 09:54:53 jmcneill Exp $");
+
+#include <sys/param.h>
+#include <sys/bus.h>
+#include <sys/device.h>
+#include <sys/systm.h>
+
+#include <dev/fdt/fdtvar.h>
+
+#include <arm/sunxi/sunxi_ccu.h>
+#include <arm/sunxi/sun50i_a64_r_ccu.h>
+
+#define AR100_CFG_REG 0x00
+#define APB0_CFG_REG 0x0c
+#define APB0_GATE_REG 0x28
+#define IR_CFG_REG 0x54
+#define APB0_RESET_REG 0xb0
+
+static int sun50i_a64_r_ccu_match(device_t, cfdata_t, void *);
+static void sun50i_a64_r_ccu_attach(device_t, device_t, void *);
+
+static const char * const compatible[] = {
+ "allwinner,sun50i-a64-r-ccu",
+ NULL
+};
+
+CFATTACH_DECL_NEW(sunxi_a64_r_ccu, sizeof(struct sunxi_ccu_softc),
+ sun50i_a64_r_ccu_match, sun50i_a64_r_ccu_attach, NULL, NULL);
+
+static struct sunxi_ccu_reset sun50i_a64_r_ccu_resets[] = {
+ SUNXI_CCU_RESET(A64_R_RST_APB0_IR, APB0_RESET_REG, 1),
+ SUNXI_CCU_RESET(A64_R_RST_APB0_TIMER, APB0_RESET_REG, 2),
+ SUNXI_CCU_RESET(A64_R_RST_APB0_RSB, APB0_RESET_REG, 3),
+ SUNXI_CCU_RESET(A64_R_RST_APB0_UART, APB0_RESET_REG, 4),
+ SUNXI_CCU_RESET(A64_R_RST_APB0_I2C, APB0_RESET_REG, 6),
+};
+
+static const char *ar100_parents[] = { "losc", "hosc", "pll_periph0", "losc" };
+static const char *apb0_parents[] = { "ahb0" };
+static const char *mod_parents[] = { "losc", "hosc" };
+
+static struct sunxi_ccu_clk sun50i_a64_r_ccu_clks[] = {
+ SUNXI_CCU_PREDIV(A64_R_CLK_AR100, "ar100", ar100_parents,
+ AR100_CFG_REG, /* reg */
+ __BITS(12,8), /* prediv */
+ __BIT(2), /* prediv_sel */
+ __BITS(5,4), /* div */
+ __BITS(17,16), /* sel */
+ SUNXI_CCU_PREDIV_POWER_OF_TWO),
+
+ SUNXI_CCU_FIXED_FACTOR(A64_R_CLK_AHB0, "ahb0", "ar100", 1, 1),
+
+ SUNXI_CCU_DIV(A64_R_CLK_APB0, "apb0", apb0_parents,
+ APB0_CFG_REG, /* reg */
+ __BITS(1,0), /* div */
+ 0, /* sel */
+ SUNXI_CCU_DIV_POWER_OF_TWO),
+
+ SUNXI_CCU_GATE(A64_R_CLK_APB0_PIO, "apb0-pio", "apb0",
+ APB0_GATE_REG, 0),
+ SUNXI_CCU_GATE(A64_R_CLK_APB0_IR, "apb0-ir", "apb0",
+ APB0_GATE_REG, 1),
+ SUNXI_CCU_GATE(A64_R_CLK_APB0_TIMER, "apb0-timer", "apb0",
+ APB0_GATE_REG, 2),
+ SUNXI_CCU_GATE(A64_R_CLK_APB0_RSB, "apb0-rsb", "apb0",
+ APB0_GATE_REG, 3),
+ SUNXI_CCU_GATE(A64_R_CLK_APB0_UART, "apb0-uart", "apb0",
+ APB0_GATE_REG, 4),
+ SUNXI_CCU_GATE(A64_R_CLK_APB0_I2C, "apb0-i2c", "apb0",
+ APB0_GATE_REG, 6),
+ SUNXI_CCU_GATE(A64_R_CLK_APB0_TWD, "apb0-twd", "apb0",
+ APB0_GATE_REG, 7),
+ SUNXI_CCU_NM(A64_R_CLK_IR, "ir", mod_parents,
+ IR_CFG_REG, /* reg */
+ __BITS(3,0), /* n */
+ __BITS(17,16), /* m */
+ __BITS(25,24), /* sel */
+ __BIT(31), /* enable */
+ 0)
+};
+
+static int
+sun50i_a64_r_ccu_match(device_t parent, cfdata_t cf, void *aux)
+{
+ struct fdt_attach_args * const faa = aux;
+
+ return of_match_compatible(faa->faa_phandle, compatible);
+}
+
+static void
+sun50i_a64_r_ccu_attach(device_t parent, device_t self, void *aux)
+{
+ struct sunxi_ccu_softc * const sc = device_private(self);
+ struct fdt_attach_args * const faa = aux;
+
+ sc->sc_dev = self;
+ sc->sc_phandle = faa->faa_phandle;
+ sc->sc_bst = faa->faa_bst;
+
+ sc->sc_resets = sun50i_a64_r_ccu_resets;
+ sc->sc_nresets = __arraycount(sun50i_a64_r_ccu_resets);
+
+ sc->sc_clks = sun50i_a64_r_ccu_clks;
+ sc->sc_nclks = __arraycount(sun50i_a64_r_ccu_clks);
+
+ if (sunxi_ccu_attach(sc) != 0)
+ return;
+
+ aprint_naive("\n");
+ aprint_normal(": A64 PRCM CCU\n");
+
+ sunxi_ccu_print(sc);
+}
Index: src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.h
diff -u /dev/null src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.h:1.1
--- /dev/null Sat May 5 09:54:53 2018
+++ src/sys/arch/arm/sunxi/sun50i_a64_r_ccu.h Sat May 5 09:54:53 2018
@@ -0,0 +1,50 @@
+/* $NetBSD: sun50i_a64_r_ccu.h,v 1.1 2018/05/05 09:54:53 jmcneill Exp $ */
+
+/*-
+ * Copyright (c) 2017 Jared McNeill <jmcne...@invisible.ca>
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+ * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+#ifndef _ARM_SUN50I_A64_R_CCU_H
+#define _ARM_SUN50I_A64_R_CCU_H
+
+#define A64_R_RST_APB0_IR 0
+#define A64_R_RST_APB0_TIMER 1
+#define A64_R_RST_APB0_RSB 2
+#define A64_R_RST_APB0_UART 3
+#define A64_R_RST_APB0_I2C 5
+
+#define A64_R_CLK_AR100 0
+#define A64_R_CLK_AHB0 1
+#define A64_R_CLK_APB0 2
+#define A64_R_CLK_APB0_PIO 3
+#define A64_R_CLK_APB0_IR 4
+#define A64_R_CLK_APB0_TIMER 5
+#define A64_R_CLK_APB0_RSB 6
+#define A64_R_CLK_APB0_UART 7
+#define A64_R_CLK_APB0_I2C 9
+#define A64_R_CLK_APB0_TWD 10
+#define A64_R_CLK_IR 11
+
+#endif /* _ARM_SUN50I_A64_R_CCU_H */
