CVSROOT: /cvs Module name: src Changes by: [email protected] 2009/08/06 15:09:18
Modified files:
sys/arch/mips64/mips64: cache_r5k.S
Log message:
R4k-style coprocessor 0 config register uses 3 bits wide fields to tell
L1 caches sizes; fix the masking accordingly.
