** This is the quasi-official and semi-temporary T13 email list server. **
Hello,
I would like to clarify just exactly what conditions cause the device to
assert an interrupt prior to a dma data transfer for a PACKET dma command.
The device state in question is DPD3 "Ready_INTRQ" in the device PACKET-DMA
command state diagram.
In T13/1321D revision 3, it shows that the device will enter the DPD3 state,
and assert the interrupt when it is "ready to transfer data and nIEN=0".
However, in T13/1410D revision 1c, this transition has been _removed_. It
doesn't describe what happens in this case (the case where nIEN=0, and the
device is ready to transfer data). Is the specification incomplete here?
Thanks in advance.
Regards,
T.E. Ooi
Hardware Engineering
Intel Desktop Platforms Group
--
If you have any questions or wish to unsubscribe send a
message to Hale Landis, [EMAIL PROTECTED] To post to
this list server send your message to [EMAIL PROTECTED]
For questions concerning Thistle Grove Industries or TGI's
list services please send email to [EMAIL PROTECTED]
