Made it a word boundary instead of whitespace surrounding (?i:is|port) in 
component_pattern.

Changed:
U   trunk/Review/Bundles/VHDL.tmbundle/Syntaxes/VHDL.tmLanguage
_______________________________________________
textmate-dev mailing list
[email protected]
http://lists.macromates.com/listinfo/textmate-dev

Reply via email to