On Fri, Feb 17, 2017 at 06:46:51PM +0100, Philipp Tomsich wrote: > To ensure compatibility with all PHYs, we need to keep the MDIO clock > (MDC) below 2.5MHz (the guaranteed operating limit from IEEE 802.3), > even if some PHYs will tolerate higher speeds. > > This changeset also cleans up the MDIO read/write functions by > removing pointless bit-masking in a variable initialised to 0.
Acked-by: Maxime Ripard <[email protected]> For both. Thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
signature.asc
Description: PGP signature
_______________________________________________ U-Boot mailing list [email protected] http://lists.denx.de/mailman/listinfo/u-boot
