Hi Brian,
On 16/12/2025 4:27 am, Brian Sune wrote:
[CAUTION: This email is from outside your organization. Unless you trust the
sender, do not click on links or open attachments as it may be a fraudulent
email attempting to steal your information and/or compromise your computer.]
It is been a while that the DDR ECC is missing.
Pull from Altera trunk and sync to mainstream.
This sdram_soc32 introduce the ecc setup.
Modifications are done to support dts memory@0
while old memory will work properly on gd->bd
Real ECC supported board test is required.
Signed-off-by: Brian Sune <[email protected]>
---
drivers/ddr/altera/sdram_soc32.c | 71 ++++++++++++++++++++++++++++++++
drivers/ddr/altera/sdram_soc32.h | 11 +++++
2 files changed, 82 insertions(+)
create mode 100644 drivers/ddr/altera/sdram_soc32.c
create mode 100644 drivers/ddr/altera/sdram_soc32.h
Thanks for working on this series patches.
This is covered by Alif’s more complete submission, so I’ll mark yours
as superseded:
https://patchwork.ozlabs.org/project/uboot/cover/[email protected]/
If you spot gaps in Alif’s version, please add review comments or a
follow-up patch.
Best regards,
Tien Fong
