On Wed, 23 Sep 2026 13:06:51 +0000, Yixun Lan wrote:
> The pinctrl controller of SpacemiT K3 SoC changed its register BIT
> layout definition comparing to old K1 SoC, has different IO
> power-domain tables, and extend drive strength bits to 4.
> 
> First patch fix drive strength configuration for external-voltage
> IO pins.
> 
> [...]

Applied, thanks!

[2/2] pinctrl: spacemit: k3: add K3 pin support
      
https://git.u-boot-project.org/u-boot/custodians/u-boot-spacemit/-/commit/9fd9df71e2435c5723f8a8fb2a56dd27577f2418

Best regards,
-- 
Yixun Lan <[email protected]>

Reply via email to