On Thu, Oct 29, 2026 at 03:57:34AM -0700, Abhilash V wrote: > Add helpers for adding QCLIB interface-table entries and FIT > blobs, expose the DDR self-refresh exit address, preserve > U-Boot global data across the QCLIB call, and provide weak > reset hooks for SoC-specific SPL code. > > Signed-off-by: Abhilash V <[email protected]>
Why are we doing this:
[snip]
> +void __weak qcom_spl_soc_shrm_reset(void)
> +{
> +}
[snip]
> @@ -43,6 +91,8 @@ bool __weak qcom_spl_soc_check_dload_mode(void)
>
> int __weak qcom_spl_soc_pre_qclib_routine(void)
> {
> + qcom_spl_soc_shrm_reset();
> +
> return 0;
> }
Where presumably qcom_spl_soc_pre_qclib_routine was added in one of the
listed pre-requisite series. Is there some future point where a chip
provides a non-weak version (I hope so)? How many different chips do
this (I hope more than one, to justify using weak rather than just a
conditional check or some other abstraction)?
--
Tom
signature.asc
Description: PGP signature
