Send USRP-users mailing list submissions to
[email protected]
To subscribe or unsubscribe via the World Wide Web, visit
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
or, via email, send a message with subject or body 'help' to
[email protected]
You can reach the person managing the list at
[email protected]
When replying, please edit your Subject line so it is more specific
than "Re: Contents of USRP-users digest..."
Today's Topics:
1. B200 RX Additional Functionality Questions (Derek Murphy)
2. Re: B200 RX Additional Functionality Questions (Ian Buckley)
3. Re: B200 RX Additional Functionality Questions (Derek Murphy)
4. Re: B200 RX Additional Functionality Questions (Ian Buckley)
5. Accessing a customized register of FPGA code from UHD
(Isen I-Chun Chao)
----------------------------------------------------------------------
Message: 1
Date: Sat, 4 Apr 2015 10:49:29 -0400
From: Derek Murphy <[email protected]>
To: [email protected]
Subject: [USRP-users] B200 RX Additional Functionality Questions
Message-ID:
<capm65yhyucbohjhqsjntr0yzog5+1tvwqbm3ro8ffodh8mr...@mail.gmail.com>
Content-Type: text/plain; charset="utf-8"
I've done a lot of google research and have not found a solution yet.
I wanted to check and see if there is any way to use the B200 in 2 RX mode.
I understand that you would not be able to TX at that time and the
bandwidth on each RX channel would be lower than the full 56MB.
The use case that I am trying to get working in GnuRadio to process two
signals that are 45Mhz a part which wouldn't be terrible except the systems
that I must use only have USB 2.0. If I could have the B200 use 2 RX each
at low bandwidth that seems like it would work, the other option could be
to have the B200 set to receive the full span of 45Mhz but filter out the
unwanted regions and send back the much smaller result.
Thanks
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20150404/741a930d/attachment-0001.html>
------------------------------
Message: 2
Date: Sat, 4 Apr 2015 12:12:58 -0700
From: Ian Buckley <[email protected]>
To: Derek Murphy <[email protected]>
Cc: [email protected]
Subject: Re: [USRP-users] B200 RX Additional Functionality Questions
Message-ID: <[email protected]>
Content-Type: text/plain; charset="us-ascii"
Derek,
(You are specifically talking about B200 right? Not B210?)
In theory this can be done, but the stock FPGA image won't do it. You would
want to use to use the radio in a 1 RX mode because this would allow the use of
(upto) a 61.44MHz sample clock between radio and FPGA, rather than the 30.72MHz
max when in a 2 RX mode. (B200 doesn't have 2 RX mode anyhow)
You would then want to take the B210 FPGA design, strip out the TX DUC's and
buffer RAM so that it would fit in the B200's smaller FPGA, and then make one
small alteration so that both RX DDC's are fed from the same (1 RX) sample bus.
(At this point it would look very like the RX design of N210 with 2 RX DDC
chains.).
>From there you have a few details to deal with in UHD (2 DDC's operational,
>but AD9364 delivering a single RX stream). And finally a flow graph that uses
>offset LO tuning such that you position the LO at (for example) 22.5MHz
>between your frequencies of interest and tune the 2 CORDICs to +/- 22.5MHz,
>then decimate both RX streams until they are the right rate to contain your
>tuned signals of interest but pass freely over USB2.0 bandwidth.
It would be at least a days work for me to get that working well I suspect, and
I'm very familiar with the FPGA code. Extrapolate your own milage accordingly.
You should need very little new code, just a lot of shuffling of existing code,
but you'll want a decent understanding of the workings of UHD and some verilog
skills.
-Ian
On Apr 4, 2015, at 7:49 AM, Derek Murphy via USRP-users
<[email protected]> wrote:
> I've done a lot of google research and have not found a solution yet.
>
> I wanted to check and see if there is any way to use the B200 in 2 RX mode. I
> understand that you would not be able to TX at that time and the bandwidth on
> each RX channel would be lower than the full 56MB.
>
> The use case that I am trying to get working in GnuRadio to process two
> signals that are 45Mhz a part which wouldn't be terrible except the systems
> that I must use only have USB 2.0. If I could have the B200 use 2 RX each at
> low bandwidth that seems like it would work, the other option could be to
> have the B200 set to receive the full span of 45Mhz but filter out the
> unwanted regions and send back the much smaller result.
>
> Thanks
> _______________________________________________
> USRP-users mailing list
> [email protected]
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20150404/fac9b69f/attachment-0001.html>
------------------------------
Message: 3
Date: Sat, 4 Apr 2015 15:32:24 -0400
From: Derek Murphy <[email protected]>
To: Ian Buckley <[email protected]>
Cc: [email protected]
Subject: Re: [USRP-users] B200 RX Additional Functionality Questions
Message-ID:
<capm65yjd6kv0ot3y_1ocr5ebmyvxgwconhzzjlqkoa-bxcp...@mail.gmail.com>
Content-Type: text/plain; charset="utf-8"
Thanks, that's great information. My millage right now on uhd and verilog
is very low. I will start to look into it.
I thought that since the ad9361 was the same then maybe the firmware could
be modified to use both the a:rx2 and a:tx/rx could be used at the same
time. The 30MHz limit is not a big deal because the signal is super narrow.
On Apr 4, 2015 3:13 PM, "Ian Buckley" <[email protected]> wrote:
> Derek,
> (You are specifically talking about B200 right? Not B210?)
> In theory this can be done, but the stock FPGA image won't do it. You
> would want to use to use the radio in a 1 RX mode because this would allow
> the use of (upto) a 61.44MHz sample clock between radio and FPGA, rather
> than the 30.72MHz max when in a 2 RX mode. (B200 doesn't have 2 RX mode
> anyhow)
> You would then want to take the B210 FPGA design, strip out the TX DUC's
> and buffer RAM so that it would fit in the B200's smaller FPGA, and then
> make one small alteration so that both RX DDC's are fed from the same (1
> RX) sample bus. (At this point it would look very like the RX design of
> N210 with 2 RX DDC chains.).
> From there you have a few details to deal with in UHD (2 DDC's
> operational, but AD9364 delivering a single RX stream). And finally a flow
> graph that uses offset LO tuning such that you position the LO at (for
> example) 22.5MHz between your frequencies of interest and tune the 2
> CORDICs to +/- 22.5MHz, then decimate both RX streams until they are the
> right rate to contain your tuned signals of interest but pass freely over
> USB2.0 bandwidth.
>
> It would be at least a days work for me to get that working well I
> suspect, and I'm very familiar with the FPGA code. Extrapolate your own
> milage accordingly. You should need very little new code, just a lot of
> shuffling of existing code, but you'll want a decent understanding of the
> workings of UHD and some verilog skills.
>
> -Ian
>
> On Apr 4, 2015, at 7:49 AM, Derek Murphy via USRP-users <
> [email protected]> wrote:
>
> I've done a lot of google research and have not found a solution yet.
>
> I wanted to check and see if there is any way to use the B200 in 2 RX
> mode. I understand that you would not be able to TX at that time and the
> bandwidth on each RX channel would be lower than the full 56MB.
>
> The use case that I am trying to get working in GnuRadio to process two
> signals that are 45Mhz a part which wouldn't be terrible except the systems
> that I must use only have USB 2.0. If I could have the B200 use 2 RX each
> at low bandwidth that seems like it would work, the other option could be
> to have the B200 set to receive the full span of 45Mhz but filter out the
> unwanted regions and send back the much smaller result.
>
> Thanks
> _______________________________________________
> USRP-users mailing list
> [email protected]
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
>
>
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20150404/c18de380/attachment-0001.html>
------------------------------
Message: 4
Date: Sat, 4 Apr 2015 14:52:17 -0700
From: Ian Buckley <[email protected]>
To: Derek Murphy <[email protected]>
Cc: [email protected]
Subject: Re: [USRP-users] B200 RX Additional Functionality Questions
Message-ID: <[email protected]>
Content-Type: text/plain; charset="windows-1252"
B200 uses AD9364 not AD9361?essentially they are identical in programming and
performance but with only one radio channel.
The reason I raise the 30.72MHz limit for running in 2 channel mode is that
these radios only have a single LO (each) for RX and TX.
So if you want to capture 2 narrow band signals separated by 45MHz you'll need
to run in single channel mode regardless of which radio version is on your USRP
because you'll need to center your LO roughly between your 2 signals so they
both fall within the complex sampling bandwidth.
On Apr 4, 2015, at 12:32 PM, Derek Murphy <[email protected]> wrote:
> Thanks, that's great information. My millage right now on uhd and verilog is
> very low. I will start to look into it.
>
> I thought that since the ad9361 was the same then maybe the firmware could be
> modified to use both the a:rx2 and a:tx/rx could be used at the same time.
> The 30MHz limit is not a big deal because the signal is super narrow.
>
> On Apr 4, 2015 3:13 PM, "Ian Buckley" <[email protected]> wrote:
> Derek,
> (You are specifically talking about B200 right? Not B210?)
> In theory this can be done, but the stock FPGA image won't do it. You would
> want to use to use the radio in a 1 RX mode because this would allow the use
> of (upto) a 61.44MHz sample clock between radio and FPGA, rather than the
> 30.72MHz max when in a 2 RX mode. (B200 doesn't have 2 RX mode anyhow)
> You would then want to take the B210 FPGA design, strip out the TX DUC's and
> buffer RAM so that it would fit in the B200's smaller FPGA, and then make one
> small alteration so that both RX DDC's are fed from the same (1 RX) sample
> bus. (At this point it would look very like the RX design of N210 with 2 RX
> DDC chains.).
> From there you have a few details to deal with in UHD (2 DDC's operational,
> but AD9364 delivering a single RX stream). And finally a flow graph that uses
> offset LO tuning such that you position the LO at (for example) 22.5MHz
> between your frequencies of interest and tune the 2 CORDICs to +/- 22.5MHz,
> then decimate both RX streams until they are the right rate to contain your
> tuned signals of interest but pass freely over USB2.0 bandwidth.
>
> It would be at least a days work for me to get that working well I suspect,
> and I'm very familiar with the FPGA code. Extrapolate your own milage
> accordingly. You should need very little new code, just a lot of shuffling of
> existing code, but you'll want a decent understanding of the workings of UHD
> and some verilog skills.
>
> -Ian
>
> On Apr 4, 2015, at 7:49 AM, Derek Murphy via USRP-users
> <[email protected]> wrote:
>
>> I've done a lot of google research and have not found a solution yet.
>>
>> I wanted to check and see if there is any way to use the B200 in 2 RX mode.
>> I understand that you would not be able to TX at that time and the bandwidth
>> on each RX channel would be lower than the full 56MB.
>>
>> The use case that I am trying to get working in GnuRadio to process two
>> signals that are 45Mhz a part which wouldn't be terrible except the systems
>> that I must use only have USB 2.0. If I could have the B200 use 2 RX each at
>> low bandwidth that seems like it would work, the other option could be to
>> have the B200 set to receive the full span of 45Mhz but filter out the
>> unwanted regions and send back the much smaller result.
>>
>> Thanks
>> _______________________________________________
>> USRP-users mailing list
>> [email protected]
>> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20150404/21fbe133/attachment-0001.html>
------------------------------
Message: 5
Date: Sun, 5 Apr 2015 10:38:25 +0800
From: Isen I-Chun Chao <[email protected]>
To: "[email protected]" <[email protected]>
Subject: [USRP-users] Accessing a customized register of FPGA code
from UHD
Message-ID:
<CAEG73Krj234W46E9=edewvqvcmkyk_1lcbhrhcfz6-la+ej...@mail.gmail.com>
Content-Type: text/plain; charset="utf-8"
Hi,
I have a customized register in x300_core.v, say named *my_var.* I would
like to get the register value from the application layer through UHD or
whatever.
I wonder if there any example in UHD can be used for my reference or anyone
could provide some advice.
j
Thank you very much.
*Best Regards,Isen I-Chun Chao*
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20150405/58635c7f/attachment-0001.html>
------------------------------
Subject: Digest Footer
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
------------------------------
End of USRP-users Digest, Vol 56, Issue 5
*****************************************
