Hi,
I'd like to view the signals in my testbench with a waveform viewer to
see things like latency of control signals vs. data through various
components. For instance, if I use a hardware multiplier (DSP48) with
registers I need to also delay the control signals to match the delay in
the processing. For simple things I can predict the latency and use
the top level test results to see if things calculated correctly. But,
it quickly gets to the point where you need to see what your signals are
doing.
I see that the simulation results produces a *.wdb file and maybe I can
use that to review the results of the simulation. But I didn't know if
there was another way to generate the waveforms and run the simulation
in GUI mode where you can add signals, restart, etc.
There is a warning that is printed in the simulation run that states:
WARNING: Simulation object /rfnoc_block_gain_tb/blk_ctrl was not
traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type
object.
Anyway, any help is much appreciated.
Mike
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
