Hi,

On 2025/2/26 16:35, Roger Pau Monné wrote:
> On Mon, Feb 24, 2025 at 07:25:48PM +0100, Oleksii Kurochko wrote:
>> Signed-off-by: Oleksii Kurochko <[email protected]>
>> ---
>>  CHANGELOG.md | 10 ++++++++++
>>  1 file changed, 10 insertions(+)
>>
>> diff --git a/CHANGELOG.md b/CHANGELOG.md
>> index 1979166820..e6c6144ef1 100644
>> --- a/CHANGELOG.md
>> +++ b/CHANGELOG.md
>> @@ -18,6 +18,11 @@ The format is based on [Keep a 
>> Changelog](https://keepachangelog.com/en/1.0.0/)
>>   - Fixed blkif protocol specification for sector sizes different than 512b.
>>   - The dombuilder in libxenguest no longer un-gzips secondary modules, 
>> instead
>>     leaving this to the guest kernel to do in guest context.
>> + - Reduce xenstore library dependencies.
>> + - On Arm:
>> +   - Several FF-A support improvements: add indirect messages support, 
>> transmit
>> +     RXTX buffer to the SPMC, fix version negotication and partition 
>> information
>> +     retrieval.
>>   - On x86:
>>     - Prefer ACPI reboot over UEFI ResetSystem() run time service call.
>>     - Prefer CMOS over EFI_GET_TIME as time source.
>> @@ -25,6 +30,8 @@ The format is based on [Keep a 
>> Changelog](https://keepachangelog.com/en/1.0.0/)
>>       interrupts instead of logical destination mode.
>>  
>>  ### Added
>> + - Support device passthrough when dom0 is PVH on Xen.
> 
> I've spoken with Jiqian from AMD and the QEMU side is still pending to
> be merged, so I'm not sure I would list it here yet.  Also AFAICT the
> current work just enables passthrough from a PVH dom0 to an HVM domU,
> but not to PV domUs.  This would need to be clarified.
Yes, I only added pci passthrough for HVM domUs when dom0 is PVH.
And the qemu patch isn't merged yet.
https://lore.kernel.org/xen-devel/bl1pr12mb58491271c360ce4345a915afe7...@bl1pr12mb5849.namprd12.prod.outlook.com/
I think we need to wait qemu patch merged and then you can add an entry like:
- On x86:
  - Support pci passthrough for HVM domUs when dom0 is PVH.

> 
> Thanks, Roger.
> 

-- 
Best regards,
Jiqian Chen.

Reply via email to