On Tue, Feb 13, 2018 at 3:24 AM, Wu Hao <hao...@intel.com> wrote: Hi Hao,
I acked this back in v2. > On DFL FPGA devices, the Accelerated Function Unit (AFU), can be > reprogrammed for different functions. It connects to the FPGA > infrastructure("blue bistream") via a Port. Port CSRs are implemented > separately from the AFU CSRs to provide control and status of the Port. > Once valid green bitstream is programmed into the AFU, it allows access > to the AFU CSRs in the AFU MMIO space. > > This patch only implements basic driver framework for AFU, including > device file operation framework. > > Signed-off-by: Tim Whisonant <tim.whison...@intel.com> > Signed-off-by: Enno Luebbers <enno.luebb...@intel.com> > Signed-off-by: Shiva Rao <shiva....@intel.com> > Signed-off-by: Christopher Rauer <christopher.ra...@intel.com> > Signed-off-by: Xiao Guangrong <guangrong.x...@linux.intel.com> > Signed-off-by: Wu Hao <hao...@intel.com> Acked-by: Alan Tull <at...@kernel.org> Alan