On Sun, Mar 28, 2021 at 06:59:28PM -0700, Brad Larson wrote:
> The Pensando Elba SoC uses a GPIO based chip select
> for two DW SPI busses with each bus having two
> chip selects.
>
> Signed-off-by: Brad Larson
> ---
> drivers/spi/spi-dw-mmio.c | 28 +++-
> 1 file
On Mon, Mar 29, 2021 at 8:58 AM Mark Brown wrote:
>
> On Sun, Mar 28, 2021 at 06:59:28PM -0700, Brad Larson wrote:
>
> > @@ -56,7 +56,7 @@ struct dw_spi_mscc {
> > /*
> > * The Designware SPI controller (referred to as master in the
> > documentation)
> > * automatically deasserts chip
On Sun, Mar 28, 2021 at 06:59:28PM -0700, Brad Larson wrote:
> @@ -56,7 +56,7 @@ struct dw_spi_mscc {
> /*
> * The Designware SPI controller (referred to as master in the documentation)
> * automatically deasserts chip select when the tx fifo is empty. The chip
> - * selects then needs to be
On Mon, Mar 29, 2021 at 5:01 AM Brad Larson wrote:
>
> The Pensando Elba SoC uses a GPIO based chip select
> for two DW SPI busses with each bus having two
> chip selects.
...
> +static void dw_spi_elba_set_cs(struct spi_device *spi, bool enable)
> +{
> + struct dw_spi *dws =
The Pensando Elba SoC uses a GPIO based chip select
for two DW SPI busses with each bus having two
chip selects.
Signed-off-by: Brad Larson
---
drivers/spi/spi-dw-mmio.c | 28 +++-
1 file changed, 27 insertions(+), 1 deletion(-)
diff --git a/drivers/spi/spi-dw-mmio.c
5 matches
Mail list logo
