[casper] How to make a muti-clock design with roach?

[朱人杰]

Dear all,

    When a design included both ADCs and Ten_Gbe, it seems to be more than one 
clock region. How to reslove this problem in simulink?
    Thank you.

Best Reguards
Renjie Zhu 

 



2012-04-06