It looks right, the biplex real 2x core interleaves the outputs to maintain a constant data flow. On Oct 5, 2014 8:49 PM, "Rolando Paz" <[email protected]> wrote:
> Is this behavior normal? > > What happened with output 2 and 4? > > Best Regards > > Rolando Paz >
