Hello CASPERites!

Has anyone ever implemented a notch filter in the CASPER FPGA environment? Or 
any form of an IIR filter? Would you be willing to share the design with us? 

Jason Manley
CBF Manager
SKA-SA

Cell: +27 82 662 7726
Work: +27 21 506 7300


Reply via email to