The explanations by Tom and Marc made a few things clear for me:
- The physical HT structure is not what we want to model.
- The appearance of HT and topology in PCI config space is what matters.
- 18.0 is not a PCI bridge, don't pretend it is one

With that in mind, I'd like to propose another dts.
I know that it has its own quirks, but it can serve as a discussion point.

I'm pretty sure someone already posted a lspci -tn and lspci -n for the
Serengeti, but I can't find it in my mails right now. A pointer to the
archives and/or a repost would be appreciated.

Regards,
Carl-Daniel

/{
        device_operations="serengeti";
        mainboard_vendor = "AMD";
        mainboard_name = "Serengeti";
        cpus { };
        [EMAIL PROTECTED] {
        };
        [EMAIL PROTECTED] {
                /config/("northbridge/amd/k8/domain");
                [EMAIL PROTECTED]
                        [EMAIL PROTECTED],0 {
                                /config/("northbridge/amd/k8/pci");
                        };
                        [EMAIL PROTECTED],1 {};
                        [EMAIL PROTECTED],2 {};
                        [EMAIL PROTECTED],3 {};
                };
                [EMAIL PROTECTED]
                        [EMAIL PROTECTED],0 {
                                /config/("southbridge/amd/amd8111/pci.dts");
                                [EMAIL PROTECTED],0{
                                        
/config/("southbridge/amd/amd8111/usb.dts");
                                };
                                [EMAIL PROTECTED],1{
                                        
/config/("southbridge/amd/amd8111/usb.dts");
                                };
                                [EMAIL PROTECTED],2{
                                        
/config/("southbridge/amd/amd8111/usb2.dts");
                                        disable;
                                };
                                [EMAIL PROTECTED],0{
                                        
/config/("southbridge/amd/amd8111/nic.dts");
                                        disable;
                                };
                        };
                        [EMAIL PROTECTED],0 {
                                /config/("southbridge/amd/amd8111/lpc.dts");
                        };
                        [EMAIL PROTECTED],1 {
                                /config/("southbridge/amd/amd8111/ide.dts");
                        };
                        [EMAIL PROTECTED],2 {
                                /config/("southbridge/amd/amd8111/smbus.dts");
                        };
                        [EMAIL PROTECTED],3 {
                                /config/("southbridge/amd/amd8111/acpi.dts");
                        };
                        [EMAIL PROTECTED],5 {
                                
/config/("southbridge/amd/amd8111/ac97audio.dts");
                        };
                        [EMAIL PROTECTED],6 {
                                
/config/("southbridge/amd/amd8111/ac97modem.dts");
                        };
                        [EMAIL PROTECTED],0 {
                                /config/("southbridge/amd/amd8132/pcix.dts");
                        };
                };
                [EMAIL PROTECTED] {
                        /config/("superio/winbond/w83627hf/dts");
                        com1enable = "1";
                };
        };
};


-- 
http://www.hailfinger.org/


--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to