Myles Watson wrote: > > >> Ok thank you for all your help. I can boot and run Linux 2.6.33 now and >> I see all four CPU cores in /proc/cpuinfo. I compiled and added SeaBIOS >> as payload for coreboot and it works. I also compiled and added GPXE to >> the image and was able to PXE-boot. However, there are a few problems: >> >> - The server has 4x1GB memory, but I only see 1GB. Why? What can I do? >> > Send the complete boot log as an attachment and see if anyone can spot the > reason. > See attachment for my coreboot output. The server has 4x512MB (not 4x1GB) memory, and only half the memory is visible. The /var/log/messages in Linux says:
Scanning NUMA topology in Northbridge 24 Number of physical nodes 2 Node 0 MemBase 0000000000000000 Limit 000000003ffef000 Skipping disabled node 1 Using node hash shift of 63 I can see all four cores in /proc/cpuinfo and I can use them, but "numactl --hardware" shows that there is only one numa node detected, so something is wrong from BIOS. >> - There is something wrong with the interrupts. When the kernel is >> initializing the ethernet interfaces it says >> >> "Determining IP information for eth0...Disabling IRQ #19" >> > Did you modify mptable.c and irq_tables.c for your board? The IRQ routing > is probably different than what the s2881 has. You can run getpir and look > in /proc/interrupts and lspci when you boot with the factory BIOS. > I'm not sure how those numbers and bitmasks in mptables.c, lspci, /proc/interrupts and irq_table.c correlate, but I'll keep trying to figure it out ... I have run getpir and mptable utilitys, but taking the output from these utilitys and putting it into the source tree will not make the server boot. I guess I need to study more exactly how this kind of hardware works, and how to interpret the tables and outputs from lspci. My latest dl145 sourcecode directory is at the following URL in case someone is interested or could give me a hint: http://www.lysator.liu.se/~enok/dl145_g1/ The output of lspci and /proc/interrupts from a factory BIOS DL145G1 (with two single-core Opterons) looks like this: [r...@cl200 ~]# lspci -tv -[0000:00]-+-01.0-[0000:03]-- +-01.1 Advanced Micro Devices [AMD] AMD-8131 PCI-X IOAPIC +-02.0-[0000:02]--+-03.0 Broadcom Corporation NetXtreme BCM5704 Gigabit Ethernet | \-03.1 Broadcom Corporation NetXtreme BCM5704 Gigabit Ethernet +-02.1 Advanced Micro Devices [AMD] AMD-8131 PCI-X IOAPIC +-06.0-[0000:01]--+-00.0 Advanced Micro Devices [AMD] AMD-8111 USB | +-00.1 Advanced Micro Devices [AMD] AMD-8111 USB | \-04.0 ATI Technologies Inc Rage XL +-07.0 Advanced Micro Devices [AMD] AMD-8111 LPC +-07.1 Advanced Micro Devices [AMD] AMD-8111 IDE +-07.3 Advanced Micro Devices [AMD] AMD-8111 ACPI +-18.0 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] HyperTransport Technology Configuration +-18.1 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Address Map +-18.2 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] DRAM Controller +-18.3 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Miscellaneous Control +-19.0 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] HyperTransport Technology Configuration +-19.1 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Address Map +-19.2 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] DRAM Controller \-19.3 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Miscellaneous Control [r...@cl200 ~]# cat /proc/interrupts CPU0 CPU1 0: 125 0 IO-APIC-edge timer 1: 13 27 IO-APIC-edge i8042 4: 0 1 IO-APIC-edge 8: 0 0 IO-APIC-edge rtc0 9: 0 0 IO-APIC-fasteoi acpi 14: 5819 6709 IO-APIC-edge ide0 15: 0 0 IO-APIC-edge ide1 19: 0 0 IO-APIC-fasteoi ohci_hcd:usb1, ohci_hcd:usb2 31: 1220580 993 IO-APIC-fasteoi eth0 NMI: 0 0 Non-maskable interrupts LOC: 997597 807576 Local timer interrupts SPU: 0 0 Spurious interrupts PMI: 0 0 Performance monitoring interrupts PND: 0 0 Performance pending work RES: 49543 65171 Rescheduling interrupts CAL: 55 85 Function call interrupts TLB: 2639 7498 TLB shootdowns TRM: 0 0 Thermal event interrupts THR: 0 0 Threshold APIC interrupts MCE: 0 0 Machine check exceptions MCP: 82 82 Machine check polls ERR: 0 MIS: 0 The same output from my dualcore DL145G1 with coreboot (booted with irqpoll kernel argument) looks as follows: [r...@cl199 ~]# lspci -tv -[0000:00]-+-01.0-[0000:01]----01.0 MYRICOM Inc. Myrinet 2000 Scalable Cluster Interconnect +-01.1 Advanced Micro Devices [AMD] AMD-8131 PCI-X IOAPIC +-02.0-[0000:02]--+-03.0 Broadcom Corporation NetXtreme BCM5704 Gigabit Ethernet | \-03.1 Broadcom Corporation NetXtreme BCM5704 Gigabit Ethernet +-02.1 Advanced Micro Devices [AMD] AMD-8131 PCI-X IOAPIC +-03.0-[0000:03]--+-00.0 Advanced Micro Devices [AMD] AMD-8111 USB | +-00.1 Advanced Micro Devices [AMD] AMD-8111 USB | \-04.0 ATI Technologies Inc Rage XL +-04.0 Advanced Micro Devices [AMD] AMD-8111 LPC +-04.1 Advanced Micro Devices [AMD] AMD-8111 IDE +-04.2 Advanced Micro Devices [AMD] AMD-8111 SMBus 2.0 +-04.3 Advanced Micro Devices [AMD] AMD-8111 ACPI +-18.0 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] HyperTransport Technology Configuration +-18.1 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Address Map +-18.2 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] DRAM Controller +-18.3 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Miscellaneous Control +-19.0 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] HyperTransport Technology Configuration +-19.1 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Address Map +-19.2 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] DRAM Controller \-19.3 Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Miscellaneous Control [r...@cl199 ~]# cat /proc/interrupts CPU0 CPU1 CPU2 CPU3 0: 218 0 0 0 IO-APIC-edge timer 1: 0 0 0 42 IO-APIC-edge i8042 2: 0 0 0 0 XT-PIC-XT cascade 4: 0 0 0 1 IO-APIC-edge 6: 0 0 0 3 IO-APIC-edge floppy 8: 0 0 0 0 IO-APIC-edge rtc0 12: 0 0 0 4 IO-APIC-edge i8042 14: 704 0 3 11547 IO-APIC-edge ide0 15: 0 0 0 0 IO-APIC-edge ide1 19: 0 1132 518 941 IO-APIC-fasteoi ohci_hcd:usb1, ohci_hcd:usb2 28: 0 0 0 0 IO-APIC-fasteoi eth0 NMI: 0 0 0 0 Non-maskable interrupts LOC: 895964 895791 895716 895639 Local timer interrupts SPU: 0 0 0 0 Spurious interrupts PMI: 0 0 0 0 Performance monitoring interrupts PND: 0 0 0 0 Performance pending work RES: 2850 3860 8762 3934 Rescheduling interrupts CAL: 106 42 87 104 Function call interrupts TLB: 275 878 275 831 TLB shootdowns TRM: 0 0 0 0 Thermal event interrupts THR: 0 0 0 0 Threshold APIC interrupts MCE: 0 0 0 0 Machine check exceptions MCP: 3 3 3 3 Machine check polls ERR: 0 MIS: 0
coreboot-4.0-r5689M Thu Aug 12 13:15:54 CEST 2010 starting... (0,1) link=00 (1,0) link=00 02 nodes initialized. core0 started: 01 started ap apicid: * AP 01started * AP 03started SBLink=02 NC node|link=02 Ram1.00 Ram1.01 Ram2.00 RAM end at 0x00100000 kB Ram2.01 No memory for this cpu Ram3 Initializing memory: done Ram4 v_esp=000cee18 testx = 5a5a5a5a Copying data from cache to RAM -- switching to use RAM as stack... Done testx = 5a5a5a5a Disabling cache as ram now Clearing initial memory region: Done Loading stage image. Stage: loading fallback/coreboot_ram @ 0x100000 (344064 bytes), entry @ 0x100000 Stage: done loading. Jumping to image. POST: 0x80 POST: 0x39 coreboot-4.0-r5689M Thu Aug 12 13:15:54 CEST 2010 booting... POST: 0x40 Enumerating buses... APIC_CLUSTER: 0 enabled PCI_DOMAIN: 0000 enabled PCI: 00:18.3 siblings=1 CPU: APIC: 00 enabled CPU: APIC: 01 enabled PCI: 00:19.3 siblings=1 CPU: APIC: 02 enabled CPU: APIC: 03 enabled PCI: pci_scan_bus for bus 00 POST: 0x24 PCI: 00:18.0 [1022/1100] enabled PCI: 00:18.1 [1022/1101] enabled PCI: 00:18.2 [1022/1102] enabled PCI: 00:18.3 [1022/1103] enabled PCI: 00:19.0 [1022/1100] enabled PCI: 00:19.1 [1022/1101] enabled PCI: 00:19.2 [1022/1102] enabled PCI: 00:19.3 [1022/1103] enabled POST: 0x25 PCI: Using configuration type 1 PCI: 00:00.0 [1022/7450] enabled PCI: 00:01.0 [1022/7450] enabled next_unitid: 0003 PCI: 00:00.0 [1022/7460] enabled PCI: 00:03.0 [1022/7460] enabled next_unitid: 0007 PCI: pci_scan_bus for bus 00 POST: 0x24 PCI: 00:01.0 [1022/7450] enabled PCI: 00:01.1 [1022/7451] enabled PCI: 00:02.0 [1022/7450] enabled PCI: 00:02.1 [1022/7451] enabled PCI: 00:03.0 [1022/7460] enabled PCI: 00:04.0 [1022/7468] enabled PCI: 00:04.1 [1022/7469] enabled PCI: 00:04.2 [1022/746a] enabled PCI: 00:04.3 [1022/746b] enabled POST: 0x25 PCI: pci_scan_bus for bus 01 POST: 0x24 PCI: 01:01.0 [14c1/8043] enabled POST: 0x25 PCI: pci_scan_bus returning with max=001 POST: 0x55 PCI: 01: 133MHz PCI-X PCI: 01:01.0 AMD8131 PCI-X tuning PCI: pci_scan_bus for bus 02 POST: 0x24 PCI: 02:03.0 [14e4/1648] enabled PCI: 02:03.1 [14e4/1648] enabled POST: 0x25 PCI: pci_scan_bus returning with max=002 POST: 0x55 PCI: 02: 100MHz PCI-X PCI: pci_scan_bus for bus 03 POST: 0x24 PCI: 03:00.0 [1022/7464] enabled PCI: 03:00.1 [1022/7464] enabled USB2 disabled. PCI: 03:00.2 [1022/7463] disabled PCI: 03:04.0 [1002/4752] enabled POST: 0x25 PCI: pci_scan_bus returning with max=003 POST: 0x55 PNP: 002e.0 enabled PNP: 002e.1 disabled PNP: 002e.2 enabled PNP: 002e.3 disabled PNP: 002e.5 enabled PNP: 002e.6 disabled PNP: 002e.7 disabled PNP: 002e.8 disabled PNP: 002e.9 disabled PNP: 002e.a disabled PNP: 002e.b enabled smbus: PCI: 00:04.3[0]->I2C: 01:50 enabled smbus: PCI: 00:04.3[0]->I2C: 01:51 enabled smbus: PCI: 00:04.3[0]->I2C: 01:52 enabled smbus: PCI: 00:04.3[0]->I2C: 01:53 enabled smbus: PCI: 00:04.3[0]->I2C: 01:54 enabled smbus: PCI: 00:04.3[0]->I2C: 01:55 enabled smbus: PCI: 00:04.3[0]->I2C: 01:56 enabled smbus: PCI: 00:04.3[0]->I2C: 01:57 enabled smbus: PCI: 00:04.3[0]->I2C: 01:2d enabled smbus: PCI: 00:04.3[0]->I2C: 01:2a enabled smbus: PCI: 00:04.3[0]->I2C: 01:49 enabled smbus: PCI: 00:04.3[0]->I2C: 01:4a enabled PCI: pci_scan_bus returning with max=003 POST: 0x55 PCI: pci_scan_bus returning with max=003 POST: 0x55 done POST: 0x66 Setting up VGA for PCI: 03:04.0 Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:03.0 Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0 Setting PCI_BRIDGE_CTL_VGA for bridge PCI_DOMAIN: 0000 Setting PCI_BRIDGE_CTL_VGA for bridge Root Device Allocating resources... Reading resources... APIC: 00 missing read_resources APIC: 01 missing read_resources APIC: 02 missing read_resources APIC: 03 missing read_resources VGA: PCI: 00:18.0 (aka node 0) link 2 has VGA device PCI: 03:00.0 register 10(ffffffff), read-only ignoring it PCI: 03:00.0 register 14(ffffffff), read-only ignoring it PCI: 03:00.0 register 18(ffffffff), read-only ignoring it PCI: 03:00.0 register 1c(ffffffff), read-only ignoring it PCI: 03:00.0 register 20(ffffffff), read-only ignoring it PCI: 03:00.0 register 24(ffffffff), read-only ignoring it PCI: 03:00.0 register 30(ffffffff), read-only ignoring it PCI: 03:00.1 register 10(ffffffff), read-only ignoring it PCI: 03:00.1 register 14(ffffffff), read-only ignoring it PCI: 03:00.1 register 18(ffffffff), read-only ignoring it PCI: 03:00.1 register 1c(ffffffff), read-only ignoring it PCI: 03:00.1 register 20(ffffffff), read-only ignoring it PCI: 03:00.1 register 24(ffffffff), read-only ignoring it PCI: 03:00.1 register 30(ffffffff), read-only ignoring it I2C: 01:50 missing read_resources I2C: 01:51 missing read_resources I2C: 01:52 missing read_resources I2C: 01:53 missing read_resources I2C: 01:54 missing read_resources I2C: 01:55 missing read_resources I2C: 01:56 missing read_resources I2C: 01:57 missing read_resources I2C: 01:2a missing read_resources I2C: 01:49 missing read_resources I2C: 01:4a missing read_resources Done reading resources. Setting resources... 0: mmio_basek=003d0000, basek=00000300, limitk=00100000 PCI: 00:18.0 201c0 <- [0x0000001000 - 0x0000002fff] size 0x00002000 gran 0x0c io <node 0 link 2> PCI: 00:18.0 201b8 <- [0x00f8000000 - 0x00fb2fffff] size 0x03300000 gran 0x14 mem <node 0 link 2> PCI: 00:18.0 201b0 <- [0x00000a0000 - 0x00000bffff] size 0x00020000 gran 0x00 mem <node 0 link 2> PCI: 00:01.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 01 io PCI: 00:01.0 24 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 01 prefmem PCI: 00:01.0 20 <- [0x00f8000000 - 0x00f90fffff] size 0x01100000 gran 0x14 bus 01 mem PCI: 01:01.0 10 <- [0x00f8000000 - 0x00f8ffffff] size 0x01000000 gran 0x18 mem64 PCI: 01:01.0 30 <- [0x00f9000000 - 0x00f907ffff] size 0x00080000 gran 0x13 romem PCI: 00:01.1 10 <- [0x00fb200000 - 0x00fb200fff] size 0x00001000 gran 0x0c mem64 PCI: 00:02.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 02 io PCI: 00:02.0 24 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 02 prefmem PCI: 00:02.0 20 <- [0x00fb100000 - 0x00fb1fffff] size 0x00100000 gran 0x14 bus 02 mem PCI: 02:03.0 10 <- [0x00fb100000 - 0x00fb10ffff] size 0x00010000 gran 0x10 mem64 PCI: 02:03.0 18 <- [0x00fb110000 - 0x00fb11ffff] size 0x00010000 gran 0x10 mem64 PCI: 02:03.0 30 <- [0x00fb120000 - 0x00fb12ffff] size 0x00010000 gran 0x10 romem PCI: 02:03.1 10 <- [0x00fb130000 - 0x00fb13ffff] size 0x00010000 gran 0x10 mem64 PCI: 02:03.1 18 <- [0x00fb140000 - 0x00fb14ffff] size 0x00010000 gran 0x10 mem64 PCI: 00:02.1 10 <- [0x00fb201000 - 0x00fb201fff] size 0x00001000 gran 0x0c mem64 PCI: 00:03.0 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c bus 03 io PCI: 00:03.0 24 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 03 prefmem PCI: 00:03.0 20 <- [0x00fa000000 - 0x00fb0fffff] size 0x01100000 gran 0x14 bus 03 mem PCI: 03:04.0 10 <- [0x00fa000000 - 0x00faffffff] size 0x01000000 gran 0x18 mem PCI: 03:04.0 14 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io PCI: 03:04.0 18 <- [0x00fb020000 - 0x00fb020fff] size 0x00001000 gran 0x0c mem PCI: 03:04.0 30 <- [0x00fb000000 - 0x00fb01ffff] size 0x00020000 gran 0x11 romem PNP: 002e.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io PNP: 002e.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq PNP: 002e.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq PNP: 002e.b 60 <- [0x0000000290 - 0x0000000297] size 0x00000008 gran 0x03 io PNP: 002e.b 70 <- [0x0000000005 - 0x0000000005] size 0x00000001 gran 0x00 irq PCI: 00:04.1 20 <- [0x0000002420 - 0x000000242f] size 0x00000010 gran 0x04 io PCI: 00:04.2 10 <- [0x0000002400 - 0x000000241f] size 0x00000020 gran 0x05 io PCI: 00:04.3 58 <- [0x0000002000 - 0x00000020ff] size 0x00000100 gran 0x08 io PCI: 00:18.3 94 <- [0x00f4000000 - 0x00f7ffffff] size 0x04000000 gran 0x1a mem <gart> PCI: 00:19.3 94 <- [0x00f4000000 - 0x00f7ffffff] size 0x04000000 gran 0x1a mem <gart> Done setting resources. Done allocating resources. POST: 0x88 Enabling resources... PCI: 00:18.0 cmd <- 00 PCI: 00:18.1 subsystem <- 1022/00 PCI: 00:18.1 cmd <- 00 PCI: 00:18.2 subsystem <- 1022/00 PCI: 00:18.2 cmd <- 00 PCI: 00:18.3 cmd <- 00 PCI: 00:19.0 cmd <- 00 PCI: 00:19.1 subsystem <- 1022/00 PCI: 00:19.1 cmd <- 00 PCI: 00:19.2 subsystem <- 1022/00 PCI: 00:19.2 cmd <- 00 PCI: 00:19.3 cmd <- 00 PCI: 00:01.0 bridge ctrl <- 0003 PCI: 00:01.0 cmd <- 06 PCI: 00:01.1 subsystem <- 1022/00 PCI: 00:01.1 cmd <- 06 PCI: 00:02.0 bridge ctrl <- 0003 PCI: 00:02.0 cmd <- 06 PCI: 00:02.1 subsystem <- 1022/00 PCI: 00:02.1 cmd <- 06 PCI: 00:03.0 bridge ctrl <- 000b PCI: 00:03.0 cmd <- 07 PCI: 00:04.0 subsystem <- 1022/00 PCI: 00:04.0 cmd <- 0f PCI: 00:04.1 subsystem <- 1022/00 PCI: 00:04.1 cmd <- 01 PCI: 00:04.2 subsystem <- 1022/00 PCI: 00:04.2 cmd <- 01 PCI: 00:04.3 subsystem <- 1022/00 PCI: 00:04.3 cmd <- 01 PCI: 01:01.0 cmd <- 02 PCI: 02:03.0 subsystem <- 1022/00 PCI: 02:03.0 cmd <- 02 PCI: 02:03.1 subsystem <- 1022/00 PCI: 02:03.1 cmd <- 02 PCI: 03:00.0 subsystem <- 1022/00 PCI: 03:00.0 cmd <- ffff PCI: 03:00.1 subsystem <- 1022/00 PCI: 03:00.1 cmd <- ffff PCI: 03:04.0 cmd <- 83 w83627hf hwm smbus enabled done. Initializing devices... APIC_CLUSTER: 0 init start_eip=0x0000c000, offset=0x00100000, code_size=0x0000005b Initializing CPU #0 CPU: vendor AMD device 20f12 CPU: family 0f, model 21, stepping 02 POST: 0x60 Enabling cache Setting fixed MTRRs(0-88) type: UC Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM DONE fixed MTRRs Setting variable MTRR 0, base: 0MB, range: 1024MB, type WB DONE variable MTRRs Clear out the extra MTRR's POST: 0x6a MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled POST: 0x93 microcode: equivalent rev id = 0x0210, current patch id = 0x00000000 microcode: rev id (4a) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: rev id (150) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: patch id to apply = 0x0000004d microcode: updated to patch id = 0x0000004d success CPU model Dual Core AMD Opteron(tm) Processor 280 Setting up local apic... apic_id: 0x00 done. POST: 0x9b Clearing memory 2048K - 1048576K: --------------- done CPU #0 initialized Initializing CPU #1 CPU: vendor AMD device 20f12 CPU: family 0f, model 21, stepping 02 POST: 0x60 Enabling cache Setting fixed MTRRs(0-88) type: UC Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM DONE fixed MTRRs Setting variable MTRR 0, base: 0MB, range: 1024MB, type WB DONE variable MTRRs Clear out the extra MTRR's POST: 0x6a MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled POST: 0x93 microcode: equivalent rev id = 0x0210, current patch id = 0x00000000 microcode: rev id (4a) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: rev id (150) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: patch id to apply = 0x0000004d microcode: updated to patch id = 0x0000004d success CPU model Dual Core AMD Opteron(tm) Processor 280 Setting up local apic... apic_id: 0x01 done. POST: 0x9b CPU #1 initialized Initializing CPU #2 CPU: vendor AMD device 20f12 CPU: family 0f, model 21, stepping 02 POST: 0x60 Enabling cache Setting fixed MTRRs(0-88) type: UC Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM DONE fixed MTRRs Setting variable MTRR 0, base: 0MB, range: 1024MB, type WB DONE variable MTRRs Clear out the extra MTRR's POST: 0x6a MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled POST: 0x93 microcode: equivalent rev id = 0x0210, current patch id = 0x00000000 microcode: rev id (4a) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: rev id (150) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: patch id to apply = 0x0000004d microcode: updated to patch id = 0x0000004d success CPU model Dual Core AMD Opteron(tm) Processor 280 Setting up local apic... apic_id: 0x02 done. POST: 0x9b Clearing memory 2048K - 16384K: done CPU #2 initialized Initializing CPU #3 Waiting for 1 CPUS to stop CPU: vendor AMD device 20f12 CPU: family 0f, model 21, stepping 02 POST: 0x60 Enabling cache Setting fixed MTRRs(0-88) type: UC Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM DONE fixed MTRRs Setting variable MTRR 0, base: 0MB, range: 1024MB, type WB DONE variable MTRRs Clear out the extra MTRR's POST: 0x6a MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled POST: 0x93 microcode: equivalent rev id = 0x0210, current patch id = 0x00000000 microcode: rev id (4a) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: rev id (150) does not match this patch. microcode: Not updated! Fix microcode_updates[] microcode: patch id to apply = 0x0000004d microcode: updated to patch id = 0x0000004d success CPU model Dual Core AMD Opteron(tm) Processor 280 Setting up local apic... apic_id: 0x03 done. POST: 0x9b CPU #3 initialized All AP CPUs stopped PCI: 00:18.0 init PCI: 00:18.1 init CBFS: Could not find file pci1022,1101.rom PCI: 00:18.2 init CBFS: Could not find file pci1022,1102.rom PCI: 00:18.3 init NB: Function 3 Misc Control.. done. PCI: 00:19.0 init PCI: 00:19.1 init CBFS: Could not find file pci1022,1101.rom PCI: 00:19.2 init CBFS: Could not find file pci1022,1102.rom PCI: 00:19.3 init NB: Function 3 Misc Control.. done. PCI: 00:01.0 init PCI: 00:02.0 init PCI: 00:03.0 init PCI: 00:04.0 init IOAPIC: Initializing IOAPIC at 0xfec00000 IOAPIC: Bootstrap Processor Local APIC = 00 IOAPIC: 23 interrupts IOAPIC: Enabling interrupts on FSB RTC Init enabling HPET @0xfed00000 PCI: 00:04.1 init IDE1 IDE0 PCI: 00:04.3 init set power on after power fail PCI: 01:01.0 init CBFS: Could not find file pci14c1,8043.rom On card, rom address for PCI: 01:01.0 = f9000000 Incorrect Expansion ROM Header Signature 0000 PCI: 02:03.0 init CBFS: Could not find file pci14e4,1648.rom On card, rom address for PCI: 02:03.0 = fb120000 Incorrect Expansion ROM Header Signature ffff PCI: 02:03.1 init CBFS: Could not find file pci14e4,1648.rom PCI: 03:04.0 init CBFS: Could not find file pci1002,4752.rom On card, rom address for PCI: 03:04.0 = fb000000 copying VGA ROM Image from fb000000 to 0xc0000, 0x9000 bytes Calling Option ROM... oprom: INT# 0x1a oprom: eax: 0000b109 ebx: 00000320 ecx: 00000000 edx: 0000ffff oprom: ebp: 0014fed0 esp: 00000fd6 edi: 0000002e esi: 00000000 oprom: ip: 029e cs: c000 flags: 00000046 0xb109: bus 3 devfn 0x20 reg 0x2e val 0x8008 oprom: INT# 0x1a oprom: eax: 0000b109 ebx: 00000320 ecx: 00008008 edx: 0000ffff oprom: ebp: 0014fed0 esp: 00000fd6 edi: 00000014 esi: 00000000 oprom: ip: 030a cs: c000 flags: 00000046 0xb109: bus 3 devfn 0x20 reg 0x14 val 0x1001 oprom: INT# 0x1a oprom: eax: 0000b10a ebx: 00000320 ecx: 0000efff edx: 0000ffff oprom: ebp: 0014fed0 esp: 00000fd6 edi: 00000018 esi: 00000000 oprom: ip: 032f cs: c000 flags: 00000006 0xb10a: bus 3 devfn 0x20 reg 0x18 val 0xfb020000 oprom: INT# 0x1a oprom: eax: 0000b108 ebx: 00000320 ecx: 00000084 edx: 0000b108 oprom: ebp: 00140fa4 esp: 00000f96 edi: 00000004 esi: 000001b1 oprom: ip: 84a9 cs: c000 flags: 00000046 0xb108: bus 3 devfn 0x20 reg 0x4 val 0x83 oprom: INT# 0x1a oprom: eax: 0000b10b ebx: 00000320 ecx: 00000087 edx: 0000b10b oprom: ebp: 00140fa4 esp: 00000f9a edi: 00000004 esi: 000001b2 oprom: ip: 83db cs: c000 flags: 00000046 0xb10b: bus 3 devfn 0x20 reg 0x4 val 0x87 oprom: INT# 0x1a oprom: eax: 0000b10a ebx: 00000000 ecx: 00005884 edx: 0000b10a oprom: ebp: 00140fa4 esp: 00000f96 edi: 00000003 esi: 0000025b oprom: ip: 84a9 cs: c000 flags: 00000016 0xb10a: BAD DEVICE bus 0 devfn 0x0 int1a call returned error. oprom: INT# 0x42 oprom: eax: 00000007 ebx: 00001004 ecx: 00000000 edx: 000003c2 oprom: ebp: 00140000 esp: 00000fdc edi: 0000efff esi: 00000000 oprom: ip: 42e8 cs: c000 flags: 00000006 Unsupported software interrupt #0x42 int42 call returned error. ... Option ROM returned. PNP: 002e.0 init PNP: 002e.2 init PNP: 002e.5 init Keyboard init... Keyboard controller output buffer result timeout Timeout waiting for keyboard after reset. PNP: 002e.b init smbus: PCI: 00:04.3[0]->I2C: 01:2d init ADT7463 is I2C: 01:2d ADT7463 properly initialized Devices initialized POST: 0x89 Initializing CBMEM area to 0x3fff0000 (65536 bytes) Adding CBMEM entry as no. 1 Moving GDT to 3fff0200...ok High Tables Base is 3fff0000. POST: 0x9a Writing IRQ routing tables to 0xf0000...done. Adding CBMEM entry as no. 2 Writing IRQ routing tables to 0x3fff0400...done. PIRQ table: 64 bytes. POST: 0x9b Wrote the mp table end at: 000f0410 - 000f05f4 Adding CBMEM entry as no. 3 Wrote the mp table end at: 3fff1410 - 3fff15f4 MP table: 500 bytes. POST: 0x9d Multiboot Information structure has been written. POST: 0x9d Adding CBMEM entry as no. 4 Writing high table forward entry at 0x00000500 Wrote coreboot table at: 00000500 - 00000518 checksum 9bdf New low_table_end: 0x00000518 Now going to write high coreboot table at 0x3fff2400 rom_table_end = 0x3fff2400 Adjust low_table_end from 0x00000518 to 0x00001000 Adjust rom_table_end from 0x3fff2400 to 0x40000000 Adding high table area coreboot memory table: 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES 1. 0000000000001000-000000000009ffff: RAM 2. 00000000000c0000-000000003ffeffff: RAM 3. 000000003fff0000-000000003fffffff: CONFIGURATION TABLES Wrote coreboot table at: 3fff2400 - 3fff25b0 checksum f279 coreboot table: 432 bytes. POST: 0x9e 0. FREE SPACE 3fff4400 0000bc00 1. GDT 3fff0200 00000200 2. IRQ TABLE 3fff0400 00001000 3. SMP TABLE 3fff1400 00001000 4. COREBOOT 3fff2400 00002000 Got a payload Loading segment from rom address 0xfff8aff8 data (compression=1) New segment dstaddr 0xe7700 memsize 0x18900 srcaddr 0xfff8b030 filesize 0xc083 (cleaned up) New segment addr 0xe7700 size 0x18900 offset 0xfff8b030 filesize 0xc083 Loading segment from rom address 0xfff8b014 Entry Point 0x000fc52d Loading Segment: addr: 0x00000000000e7700 memsz: 0x0000000000018900 filesz: 0x000000000000c083 Post relocation: addr: 0x00000000000e7700 memsz: 0x0000000000018900 filesz: 0x000000000000c083 using LZMA dest 000e7700, end 00100000, bouncebuffer 3ff48000 Jumping to boot code at fc52d POST: 0xfe Start bios (version pre-0.6.1-20100810_151003-cl200.foi.se) Found mainboard HP ProLiant DL145 G1 Found CBFS header at 0xfffeffe0 Ram Size=0x3fff0000 (0x0000000000000000 high) CPU Mhz=2390 Found 4 cpu(s) max supported 4 cpu(s) Copying PIR from 0x3fff0400 to 0x000fdc80 Copying MPTABLE from 0x3fff1400/3fff1410 to 0x000fda80 SMBIOS ptr=0x000fda60 table=0x3ffefe70 Scan for VGA option rom Running option rom at c000:0003 Turning on vga text mode console SeaBIOS (version pre-0.6.1-20100810_151003-cl200.foi.se) Found 0 lpt ports Found 1 serial ports ATA controller 0 at 1f0/3f4/0 (irq 14 dev 21) ATA controller 1 at 170/374/0 (irq 15 dev 21) ata0-0: Maxtor 6E040L0 ATA-7 Hard-Disk (38166 MiBytes) drive 0x000fda10: PCHS=16383/16/63 translation=lba LCHS=1024/255/63 s=78165360 PS2 keyboard initialized All threads complete. Scan for option roms Press F12 for boot menu. Returned 61440 bytes of ZoneHigh e820 map has 5 items: 0: 0000000000000000 - 000000000009fc00 = 1 1: 000000000009fc00 - 00000000000a0000 = 2 2: 00000000000f0000 - 0000000000100000 = 2 3: 0000000000100000 - 000000003ffef000 = 1 4: 000000003ffef000 - 0000000040000000 = 2 enter handle_19: NULL Booting from Floppy... Boot failed: could not read the boot disk enter handle_18: NULL Booting from DVD/CD... Boot failed: Could not read from CDROM (code 0001) enter handle_18: NULL Booting from Hard Disk... Booting from 0000:7c00
-- coreboot mailing list: [email protected] http://www.coreboot.org/mailman/listinfo/coreboot
