Hi,

Please find the latest report on new defect(s) introduced to coreboot found 
with Coverity Scan.

1 new defect(s) introduced to coreboot found with Coverity Scan.
1 defect(s), reported by Coverity Scan earlier, were marked fixed in the recent 
build analyzed by Coverity Scan.

New defect(s) Reported-by: Coverity Scan
Showing 1 of 1 defect(s)


** CID 1395725:  Control flow issues  (DEADCODE)
/src/mainboard/intel/coffeelake_rvp/romstage.c: 23 in 
mainboard_memory_init_params()


________________________________________________________________________________________________________
*** CID 1395725:  Control flow issues  (DEADCODE)
/src/mainboard/intel/coffeelake_rvp/romstage.c: 23 in 
mainboard_memory_init_params()
17     #include <baseboard/variants.h>
18     #include <soc/cnl_memcfg_init.h>
19     #include <soc/romstage.h>
20     
21     void mainboard_memory_init_params(FSPM_UPD *memupd)
22     {
>>>     CID 1395725:  Control flow issues  (DEADCODE)
>>>     Execution cannot reach this statement: "spd.spd_smbus_address[spd@d...".
23      const struct spd_info spd = {
24              .spd_smbus_address[0] = 0xA0,
25              .spd_smbus_address[1] = 0xA2,
26              .spd_smbus_address[2] = 0xA4,
27              .spd_smbus_address[3] = 0xA6,
28      };
29     
30      cannonlake_memcfg_init(&memupd->FspmConfig,
31                              variant_memcfg_config(), &spd);


________________________________________________________________________________________________________
To view the defects in Coverity Scan visit, 
https://u2389337.ct.sendgrid.net/wf/click?upn=08onrYu34A-2BWcWUl-2F-2BfV0V05UPxvVjWch-2Bd2MGckcRbLuoVetFLSjdonCi1EjfHRqWGQvojmmkYaBE-2BPJiTQvQ-3D-3D_q4bX76XMySz3BXBlWr5fXXJ4cvAsgEXEqC7dBPM7O5YBcRIcYwNwsoN6Z755h-2FfDysAZxJEboXc6UMP-2BZ2HefDJaZqj4975yRibpn6iN9wpqdVVUZ6PyuB-2BU69V2RYtStiEwJxJjLgyT0Ql5O5Q5qoLIXUzVOlhug28uvRUO5n3KMN-2F-2Bp375i8xhB-2F-2BKAAS0P7Up9QRLSAG3dI01Yo1b2TehinXdCAYKMjygJ05fFxY-3D


-- 
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot

Reply via email to