On Sat, Oct 24, 2026 at 03:27:59PM +0100, Michael McAllister wrote:
> MDSS register access requires the AHB clock supplied by DISPCC, in
> addition to the GCC bus clocks and the MDP core clock already listed.
> The DPU child also uses this clock, but MDSS needs it before the child
> resumes so that it can access its own registers.
> 
> Add the missing clock to the end of the list and update the example.
> Keep the existing three-clock descriptions valid for compatibility with
> older device trees.
> 
> Fixes: b93bdff44a85 ("dt-bindings: display/msm: add support for SM6115")
> 

Drop the blank line between tags.

> Signed-off-by: Michael McAllister <[email protected]>
> ---
>  .../devicetree/bindings/display/msm/qcom,sm6115-mdss.yaml    | 5 ++++-
>  1 file changed, 4 insertions(+), 1 deletion(-)

Reviewed-by: Krzysztof Kozlowski <[email protected]>

Best regards,
Krzysztof

Reply via email to