Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Chen Fan <[email protected]>
---
 MdePkg/Include/IndustryStandard/Pci22.h | 124 ++++++++++++++++----------------
 MdePkg/Include/IndustryStandard/Pci23.h |  14 ++--
 MdePkg/Include/IndustryStandard/Pci30.h |   2 +-
 3 files changed, 70 insertions(+), 70 deletions(-)

diff --git a/MdePkg/Include/IndustryStandard/Pci22.h 
b/MdePkg/Include/IndustryStandard/Pci22.h
index ad4b79d..22d2099 100644
--- a/MdePkg/Include/IndustryStandard/Pci22.h
+++ b/MdePkg/Include/IndustryStandard/Pci22.h
@@ -143,11 +143,11 @@ typedef struct {
 //
 // Definitions of PCI class bytes and manipulation macros.
 //
-#define PCI_CLASS_OLD                 0x00
+#define   PCI_CLASS_OLD                 0x00
 #define   PCI_CLASS_OLD_OTHER           0x00
 #define   PCI_CLASS_OLD_VGA             0x01
 
-#define PCI_CLASS_MASS_STORAGE        0x01
+#define   PCI_CLASS_MASS_STORAGE        0x01
 #define   PCI_CLASS_MASS_STORAGE_SCSI   0x00
 #define   PCI_CLASS_MASS_STORAGE_IDE    0x01
 #define   PCI_CLASS_MASS_STORAGE_FLOPPY 0x02
@@ -155,7 +155,7 @@ typedef struct {
 #define   PCI_CLASS_MASS_STORAGE_RAID   0x04
 #define   PCI_CLASS_MASS_STORAGE_OTHER  0x80
 
-#define PCI_CLASS_NETWORK             0x02
+#define   PCI_CLASS_NETWORK             0x02
 #define   PCI_CLASS_NETWORK_ETHERNET    0x00  
 #define   PCI_CLASS_NETWORK_TOKENRING   0x01
 #define   PCI_CLASS_NETWORK_FDDI        0x02
@@ -163,33 +163,33 @@ typedef struct {
 #define   PCI_CLASS_NETWORK_ISDN        0x04
 #define   PCI_CLASS_NETWORK_OTHER       0x80
 
-#define PCI_CLASS_DISPLAY             0x03
+#define   PCI_CLASS_DISPLAY             0x03
 #define   PCI_CLASS_DISPLAY_VGA         0x00
-#define     PCI_IF_VGA_VGA                0x00
-#define     PCI_IF_VGA_8514               0x01
+#define   PCI_IF_VGA_VGA                0x00
+#define   PCI_IF_VGA_8514               0x01
 #define   PCI_CLASS_DISPLAY_XGA         0x01
 #define   PCI_CLASS_DISPLAY_3D          0x02
 #define   PCI_CLASS_DISPLAY_OTHER       0x80  
 
-#define PCI_CLASS_MEDIA               0x04
+#define   PCI_CLASS_MEDIA               0x04
 #define   PCI_CLASS_MEDIA_VIDEO         0x00
 #define   PCI_CLASS_MEDIA_AUDIO         0x01
 #define   PCI_CLASS_MEDIA_TELEPHONE     0x02
 #define   PCI_CLASS_MEDIA_OTHER         0x80
 
-#define PCI_CLASS_MEMORY_CONTROLLER   0x05
+#define   PCI_CLASS_MEMORY_CONTROLLER   0x05
 #define   PCI_CLASS_MEMORY_RAM          0x00
 #define   PCI_CLASS_MEMORY_FLASH        0x01
 #define   PCI_CLASS_MEMORY_OTHER        0x80
 
-#define PCI_CLASS_BRIDGE              0x06
+#define   PCI_CLASS_BRIDGE              0x06
 #define   PCI_CLASS_BRIDGE_HOST         0x00
 #define   PCI_CLASS_BRIDGE_ISA          0x01
 #define   PCI_CLASS_BRIDGE_EISA         0x02
 #define   PCI_CLASS_BRIDGE_MCA          0x03
 #define   PCI_CLASS_BRIDGE_P2P          0x04
-#define     PCI_IF_BRIDGE_P2P             0x00
-#define     PCI_IF_BRIDGE_P2P_SUBTRACTIVE 0x01
+#define   PCI_IF_BRIDGE_P2P             0x00
+#define   PCI_IF_BRIDGE_P2P_SUBTRACTIVE 0x01
 #define   PCI_CLASS_BRIDGE_PCMCIA       0x05
 #define   PCI_CLASS_BRIDGE_NUBUS        0x06
 #define   PCI_CLASS_BRIDGE_CARDBUS      0x07
@@ -197,108 +197,108 @@ typedef struct {
 #define   PCI_CLASS_BRIDGE_OTHER        0x80
 #define   PCI_CLASS_BRIDGE_ISA_PDECODE  0x80
 
-#define PCI_CLASS_SCC                 0x07  ///< Simple communications 
controllers 
+#define   PCI_CLASS_SCC                 0x07  ///< Simple communications 
controllers
 #define   PCI_SUBCLASS_SERIAL           0x00
-#define     PCI_IF_GENERIC_XT             0x00
-#define     PCI_IF_16450                  0x01
-#define     PCI_IF_16550                  0x02
-#define     PCI_IF_16650                  0x03
-#define     PCI_IF_16750                  0x04
-#define     PCI_IF_16850                  0x05
-#define     PCI_IF_16950                  0x06
+#define   PCI_IF_GENERIC_XT             0x00
+#define   PCI_IF_16450                  0x01
+#define   PCI_IF_16550                  0x02
+#define   PCI_IF_16650                  0x03
+#define   PCI_IF_16750                  0x04
+#define   PCI_IF_16850                  0x05
+#define   PCI_IF_16950                  0x06
 #define   PCI_SUBCLASS_PARALLEL         0x01
-#define     PCI_IF_PARALLEL_PORT          0x00
-#define     PCI_IF_BI_DIR_PARALLEL_PORT   0x01
-#define     PCI_IF_ECP_PARALLEL_PORT      0x02
-#define     PCI_IF_1284_CONTROLLER        0x03
-#define     PCI_IF_1284_DEVICE            0xFE
+#define   PCI_IF_PARALLEL_PORT          0x00
+#define   PCI_IF_BI_DIR_PARALLEL_PORT   0x01
+#define   PCI_IF_ECP_PARALLEL_PORT      0x02
+#define   PCI_IF_1284_CONTROLLER        0x03
+#define   PCI_IF_1284_DEVICE            0xFE
 #define   PCI_SUBCLASS_MULTIPORT_SERIAL 0x02
 #define   PCI_SUBCLASS_MODEM            0x03
-#define     PCI_IF_GENERIC_MODEM          0x00
-#define     PCI_IF_16450_MODEM            0x01
-#define     PCI_IF_16550_MODEM            0x02
-#define     PCI_IF_16650_MODEM            0x03
-#define     PCI_IF_16750_MODEM            0x04
+#define   PCI_IF_GENERIC_MODEM          0x00
+#define   PCI_IF_16450_MODEM            0x01
+#define   PCI_IF_16550_MODEM            0x02
+#define   PCI_IF_16650_MODEM            0x03
+#define   PCI_IF_16750_MODEM            0x04
 #define   PCI_SUBCLASS_SCC_OTHER        0x80
 
-#define PCI_CLASS_SYSTEM_PERIPHERAL   0x08
+#define   PCI_CLASS_SYSTEM_PERIPHERAL   0x08
 #define   PCI_SUBCLASS_PIC              0x00
-#define     PCI_IF_8259_PIC               0x00
-#define     PCI_IF_ISA_PIC                0x01
-#define     PCI_IF_EISA_PIC               0x02
-#define     PCI_IF_APIC_CONTROLLER        0x10  ///< I/O APIC interrupt 
controller , 32 bye none-prefectable memory.  
-#define     PCI_IF_APIC_CONTROLLER2       0x20 
+#define   PCI_IF_8259_PIC               0x00
+#define   PCI_IF_ISA_PIC                0x01
+#define   PCI_IF_EISA_PIC               0x02
+#define   PCI_IF_APIC_CONTROLLER        0x10  ///< I/O APIC interrupt 
controller , 32 bye none-prefectable memory.
+#define   PCI_IF_APIC_CONTROLLER2       0x20
 #define   PCI_SUBCLASS_DMA              0x01
-#define     PCI_IF_8237_DMA               0x00
-#define     PCI_IF_ISA_DMA                0x01
-#define     PCI_IF_EISA_DMA               0x02
+#define   PCI_IF_8237_DMA               0x00
+#define   PCI_IF_ISA_DMA                0x01
+#define   PCI_IF_EISA_DMA               0x02
 #define   PCI_SUBCLASS_TIMER            0x02
-#define     PCI_IF_8254_TIMER             0x00
-#define     PCI_IF_ISA_TIMER              0x01
-#define     PCI_IF_EISA_TIMER             0x02
+#define   PCI_IF_8254_TIMER             0x00
+#define   PCI_IF_ISA_TIMER              0x01
+#define   PCI_IF_EISA_TIMER             0x02
 #define   PCI_SUBCLASS_RTC              0x03
-#define     PCI_IF_GENERIC_RTC            0x00
-#define     PCI_IF_ISA_RTC                0x01
-#define   PCI_SUBCLASS_PNP_CONTROLLER   0x04    ///< HotPlug Controller
+#define   PCI_IF_GENERIC_RTC            0x00
+#define   PCI_IF_ISA_RTC                0x01
+#define   PCI_SUBCLASS_PNP_CONTROLLER   0x04  ///< HotPlug Controller
 #define   PCI_SUBCLASS_PERIPHERAL_OTHER 0x80
 
-#define PCI_CLASS_INPUT_DEVICE        0x09
+#define   PCI_CLASS_INPUT_DEVICE        0x09
 #define   PCI_SUBCLASS_KEYBOARD         0x00
 #define   PCI_SUBCLASS_PEN              0x01
 #define   PCI_SUBCLASS_MOUSE_CONTROLLER 0x02
 #define   PCI_SUBCLASS_SCAN_CONTROLLER  0x03
 #define   PCI_SUBCLASS_GAMEPORT         0x04
-#define     PCI_IF_GAMEPORT               0x00
-#define     PCI_IF_GAMEPORT1              0x10
+#define   PCI_IF_GAMEPORT               0x00
+#define   PCI_IF_GAMEPORT1              0x10
 #define   PCI_SUBCLASS_INPUT_OTHER      0x80
 
-#define PCI_CLASS_DOCKING_STATION     0x0A
+#define   PCI_CLASS_DOCKING_STATION     0x0A
 #define   PCI_SUBCLASS_DOCKING_GENERIC  0x00
 #define   PCI_SUBCLASS_DOCKING_OTHER    0x80
 
-#define PCI_CLASS_PROCESSOR           0x0B
+#define   PCI_CLASS_PROCESSOR           0x0B
 #define   PCI_SUBCLASS_PROC_386         0x00
 #define   PCI_SUBCLASS_PROC_486         0x01
 #define   PCI_SUBCLASS_PROC_PENTIUM     0x02
 #define   PCI_SUBCLASS_PROC_ALPHA       0x10
 #define   PCI_SUBCLASS_PROC_POWERPC     0x20
 #define   PCI_SUBCLASS_PROC_MIPS        0x30
-#define   PCI_SUBCLASS_PROC_CO_PORC     0x40 ///< Co-Processor
+#define   PCI_SUBCLASS_PROC_CO_PORC     0x40  ///< Co-Processor
 
-#define PCI_CLASS_SERIAL              0x0C
+#define   PCI_CLASS_SERIAL              0x0C
 #define   PCI_CLASS_SERIAL_FIREWIRE     0x00
-#define     PCI_IF_1394                   0x00
-#define     PCI_IF_1394_OPEN_HCI          0x10
+#define   PCI_IF_1394                   0x00
+#define   PCI_IF_1394_OPEN_HCI          0x10
 #define   PCI_CLASS_SERIAL_ACCESS_BUS   0x01
 #define   PCI_CLASS_SERIAL_SSA          0x02
 #define   PCI_CLASS_SERIAL_USB          0x03
-#define     PCI_IF_UHCI                   0x00
-#define     PCI_IF_OHCI                   0x10
-#define     PCI_IF_USB_OTHER              0x80
-#define     PCI_IF_USB_DEVICE             0xFE
+#define   PCI_IF_UHCI                   0x00
+#define   PCI_IF_OHCI                   0x10
+#define   PCI_IF_USB_OTHER              0x80
+#define   PCI_IF_USB_DEVICE             0xFE
 #define   PCI_CLASS_SERIAL_FIBRECHANNEL 0x04
 #define   PCI_CLASS_SERIAL_SMB          0x05
 
-#define PCI_CLASS_WIRELESS            0x0D
+#define   PCI_CLASS_WIRELESS            0x0D
 #define   PCI_SUBCLASS_IRDA             0x00
 #define   PCI_SUBCLASS_IR               0x01
 #define   PCI_SUBCLASS_RF               0x10
 #define   PCI_SUBCLASS_WIRELESS_OTHER   0x80
 
-#define PCI_CLASS_INTELLIGENT_IO      0x0E
+#define   PCI_CLASS_INTELLIGENT_IO      0x0E
 
-#define PCI_CLASS_SATELLITE           0x0F
+#define   PCI_CLASS_SATELLITE           0x0F
 #define   PCI_SUBCLASS_TV               0x01
 #define   PCI_SUBCLASS_AUDIO            0x02
 #define   PCI_SUBCLASS_VOICE            0x03
 #define   PCI_SUBCLASS_DATA             0x04
 
-#define PCI_SECURITY_CONTROLLER       0x10   ///< Encryption and decryption 
controller
+#define   PCI_SECURITY_CONTROLLER       0x10  ///< Encryption and decryption 
controller
 #define   PCI_SUBCLASS_NET_COMPUT       0x00
 #define   PCI_SUBCLASS_ENTERTAINMENT    0x10 
 #define   PCI_SUBCLASS_SECURITY_OTHER   0x80
 
-#define PCI_CLASS_DPIO                0x11
+#define   PCI_CLASS_DPIO                0x11
 #define   PCI_SUBCLASS_DPIO             0x00
 #define   PCI_SUBCLASS_DPIO_OTHER       0x80
 
diff --git a/MdePkg/Include/IndustryStandard/Pci23.h 
b/MdePkg/Include/IndustryStandard/Pci23.h
index 4673544..12bb3f8 100644
--- a/MdePkg/Include/IndustryStandard/Pci23.h
+++ b/MdePkg/Include/IndustryStandard/Pci23.h
@@ -21,7 +21,7 @@
 /// PCI_CLASS_MASS_STORAGE, Base Class 01h.
 ///
 ///@{
-#define PCI_CLASS_MASS_STORAGE_ATA       0x05
+#define   PCI_CLASS_MASS_STORAGE_ATA       0x05
 #define   PCI_IF_MASS_STORAGE_SINGLE_DMA   0x20
 #define   PCI_IF_MASS_STORAGE_CHAINED_DMA  0x30
 ///@}
@@ -38,10 +38,10 @@
 /// PCI_CLASS_BRIDGE, Base Class 06h.
 ///
 ///@{
-#define PCI_CLASS_BRIDGE_SEMI_TRANSPARENT_P2P        0x09
+#define   PCI_CLASS_BRIDGE_SEMI_TRANSPARENT_P2P        0x09
 #define   PCI_IF_BRIDGE_SEMI_TRANSPARENT_P2P_PRIMARY   0x40
 #define   PCI_IF_BRIDGE_SEMI_TRANSPARENT_P2P_SECONDARY 0x80
-#define PCI_CLASS_BRIDGE_INFINIBAND_TO_PCI           0x0A
+#define   PCI_CLASS_BRIDGE_INFINIBAND_TO_PCI           0x0A
 ///@}
 
 ///
@@ -57,13 +57,13 @@
 ///
 ///@{
 #define   PCI_IF_EHCI                      0x20
-#define PCI_CLASS_SERIAL_IB              0x06
-#define PCI_CLASS_SERIAL_IPMI            0x07
+#define   PCI_CLASS_SERIAL_IB              0x06
+#define   PCI_CLASS_SERIAL_IPMI            0x07
 #define   PCI_IF_IPMI_SMIC                 0x00
 #define   PCI_IF_IPMI_KCS                  0x01 ///< Keyboard Controller Style
 #define   PCI_IF_IPMI_BT                   0x02 ///< Block Transfer
-#define PCI_CLASS_SERIAL_SERCOS          0x08
-#define PCI_CLASS_SERIAL_CANBUS          0x09
+#define   PCI_CLASS_SERIAL_SERCOS          0x08
+#define   PCI_CLASS_SERIAL_CANBUS          0x09
 ///@}
 
 ///
diff --git a/MdePkg/Include/IndustryStandard/Pci30.h 
b/MdePkg/Include/IndustryStandard/Pci30.h
index a4ab909..fcec676 100644
--- a/MdePkg/Include/IndustryStandard/Pci30.h
+++ b/MdePkg/Include/IndustryStandard/Pci30.h
@@ -22,7 +22,7 @@
 /// PCI_CLASS_MASS_STORAGE, Base Class 01h.
 ///
 ///@{
-#define PCI_CLASS_MASS_STORAGE_SATADPA   0x06
+#define   PCI_CLASS_MASS_STORAGE_SATADPA   0x06
 #define   PCI_IF_MASS_STORAGE_SATA         0x00
 #define   PCI_IF_MASS_STORAGE_AHCI         0x01
 ///@}
-- 
1.9.3


------------------------------------------------------------------------------
Want fast and easy access to all the code in your enterprise? Index and
search up to 200,000 lines of code with a free copy of Black Duck
Code Sight - the same software that powers the world's largest code
search on Ohloh, the Black Duck Open Hub! Try it now.
http://p.sf.net/sfu/bds
_______________________________________________
edk2-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/edk2-devel

Reply via email to