First, layout and netlist should be two different things.

Maybe they forgot to generate a new netlist (Write Spice Deck) after removing VDD in the layout. Though, maybe it will error and won't even properly write one if one does that.

The netlist for the reported problem is:

*** TOP LEVEL CELL: gjg{lay}
Mnmos@0 out in gnd gnd NMOS L=0.6U W=3U AS=14.4P AD=8.1P PS=24.6U PD=12.6U
Mnmos@1 o b net@25 gnd NMOS L=0.6U W=3U AS=5.4P AD=8.1P PS=9.6U PD=12.6U
Mpmos@0 vdd in out vdd PMOS L=0.6U W=6U AS=8.1P AD=19.8P PS=12.6U PD=30.6U
Mpmos@1 net@16 b o vdd PMOS L=0.6U W=6U AS=8.1P AD=10.8P PS=12.6U PD=15.6U <- They reported a problem of V(o) showing 2.5 volts when not connect to vdd, but it still appears to be connected to vdd in here in the netlist.

* Spice Code nodes in cell cell 'gjg{lay}'
vdd vdd 0 dc 0 pulse 0 5 2n <- They also may be pulsing vdd of 5 V here, when they may have wanted it set to 0 V to totally disconnect vdd from the circuit.
vin in 0 dc 0 pulse 0 0 2n
vinb b 0 dc 0 pulse 0 0 2n
.tran 0 4n
.include C:\Electric\C5_models.txt
.END

On 12/29/2017 11:21 AM, çağlar demir wrote:
Is there any solution for this ? I have similar problems with transmission gate.

6 Haziran 2014 Cuma 22:35:12 UTC+3 tarihinde Emrah login yazdı:



    6 Haziran 2014 Cuma 22:34:09 UTC+3 tarihinde Emrah login yazdı:

        thanks for answer. i am sending ltspice log. i allready sended
        other files up there. but i just give 5 volt to vdd as usual.
        basicly i just disconnected an invertor from ground and vdd. i
        am giving zero volt as input and i still got 2.5 volt output
        from nowhere. you can even try it with just disconnecting  any
        inverter from vdd & gnd and give zero volt input. and let me
        know if it is an usual or just happening to me. thanks...

        24 Mayıs 2014 Cumartesi 04:33:39 UTC+3 tarihinde Travis Ayres
        yazdı:

            You are plotting the wrong voltage? Send your spice
            netlists and we'll take a look.

            On May 23, 2014 4:20 PM, "Emrah login"
            <[email protected]> wrote:

                I disconnected a inverter from vdd and i still got an
                output 2.5 V even my input is zero or 5 V. Any
                explanations?


--
You received this message because you are subscribed to the Google Groups "Electric 
VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to [email protected].
For more options, visit https://groups.google.com/d/optout.

Reply via email to