Mario. wrote: > Ehm, if it would be possible with any processor to reach a 500 kHz > interrupt rate, I would be in heaven suddenly. 500 KHz? I think you'll need to wait for the 1 nm feature size version of the Pentium 9000, with 250 billion transistors on the chip, and a clock of 250 GHz. 500 Khz interrupts would leave only 2 us between interrupts. With the context to save going up with every revision, we probably won't ever get there in an X86 architecture. Some of the hot DSP processors can do this today, they have VERY LITTLE CPU context to store. Still, you can't do a whole lot in 2 us. I guess you could actually toggle a parallel port bit that fast, too, if the CPU could handle it.
Jon ------------------------------------------------------------------------- This SF.net email is sponsored by: Splunk Inc. Still grepping through log files to find problems? Stop. Now Search log events and configuration files using AJAX and a browser. Download your FREE copy of Splunk now >> http://get.splunk.com/ _______________________________________________ Emc-developers mailing list Emc-developers@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/emc-developers
