Kirk Wallace wrote: > I believe the EEPROM programs the chip pin-out or rather tells the PCI > chip what product it's on, and probably is not meant to be changed after > the chip is soldered to a board. Also the datasheet seems to indicate > that the chip follows the Microsoft interface spec.: > http://www.fapo.com/files/ecp_reg.pdf > No, my interpretation is it defaults to Microsoft standard if there's no EEPROM, and can be set to a wide number of optional configs via the EEPROM. > So, parport_pc should be able to find the base and extended registers, > if they exist. > This seems to be the problem, the extended registers DO NOT exist, as shown by lspci. > I think we really need to see what the make and model is for the board > that the chip is mounted to, or read the PCI register that the EEPROM > sends the mode data to, to see if the chip was intended to have a > parallel port. > It has a parallel port, but it seems to be configured now for SPP only.
Jon ------------------------------------------------------------------------------ Live Security Virtual Conference Exclusive live event will cover all the ways today's security and threat landscape has changed and how IT managers can respond. Discussions will include endpoint security, mobile security and the latest in malware threats. http://www.accelacomm.com/jaw/sfrnl04242012/114/50122263/ _______________________________________________ Emc-users mailing list Emc-users@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/emc-users
