https://gcc.gnu.org/g:8147a067fb680b9c83e190049695d46a418fe8e1

commit r15-11334-g8147a067fb680b9c83e190049695d46a418fe8e1
Author: Haochen Jiang <[email protected]>
Date:   Wed Jul 1 10:31:52 2026 +0800

    i386: Disable AMX-TF32 for Diamond Rapids
    
    AMX-TF32 will be removed from Diamond Rapids according to ISE.
    
    We will backport this patch to GCC15/16.
    
    gcc/ChangeLog:
    
            * config/i386/i386.h (PTA_DIAMONDRAPIDS): Remove PTA_AMX_TF32.
            * doc/invoke.texi: Correct documentation.

Diff:
---
 gcc/config/i386/i386.h | 4 ++--
 gcc/doc/invoke.texi    | 2 +-
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/gcc/config/i386/i386.h b/gcc/config/i386/i386.h
index c6696a157887..b00e62e068f6 100644
--- a/gcc/config/i386/i386.h
+++ b/gcc/config/i386/i386.h
@@ -2458,8 +2458,8 @@ constexpr wide_int_bitmask PTA_DIAMONDRAPIDS = 
PTA_SKYLAKE | PTA_PKU | PTA_SHA
   | PTA_AMX_FP16 | PTA_PREFETCHI | PTA_AMX_COMPLEX | PTA_AVX10_1_256
   | PTA_AVX10_1 | PTA_AVXIFMA | PTA_AVXNECONVERT | PTA_AVXVNNIINT16
   | PTA_AVXVNNIINT8 | PTA_CMPCCXADD | PTA_SHA512 | PTA_SM3 | PTA_SM4
-  | PTA_AVX10_2 | PTA_APX_F | PTA_AMX_AVX512 | PTA_AMX_FP8 | PTA_AMX_TF32
-  | PTA_MOVRS | PTA_AMX_MOVRS;
+  | PTA_AVX10_2 | PTA_APX_F | PTA_AMX_AVX512 | PTA_AMX_FP8 | PTA_MOVRS
+  | PTA_AMX_MOVRS;
 
 constexpr wide_int_bitmask PTA_BDVER1 = PTA_64BIT | PTA_MMX | PTA_SSE
   | PTA_SSE2 | PTA_SSE3 | PTA_SSE4A | PTA_CX16 | PTA_ABM | PTA_SSSE3
diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi
index b560ed41ca3a..61cf8184ce26 100644
--- a/gcc/doc/invoke.texi
+++ b/gcc/doc/invoke.texi
@@ -35240,7 +35240,7 @@ MOVDIRI, MOVDIR64B, ENQCMD, CLDEMOTE, PTWRITE, WAITPKG, 
SERIALIZE, TSXLDTRK,
 UINTR, AMX-BF16, AMX-TILE, AMX-INT8, AVX-VNNI, AVX512FP16, AVX512BF16, 
AMX-FP16,
 PREFETCHI, AMX-COMPLEX, AVX10.1-512, AVX-IFMA, AVX-NE-CONVERT, AVX-VNNI-INT16,
 AVX-VNNI-INT8, CMPccXADD, SHA512, SM3, SM4, AVX10.2-512, APX_F, AMX-AVX512,
-AMX-FP8, AMX-TF32, MOVRS and AMX-MOVRS instruction set support.
+AMX-FP8, MOVRS and AMX-MOVRS instruction set support.
 
 @item bonnell
 @itemx atom

Reply via email to