https://gcc.gnu.org/g:508bc4b94939cc6b2b178dd987bd19790985fdcd

commit r17-5764-g508bc4b94939cc6b2b178dd987bd19790985fdcd
Author: Robin Dapp <[email protected]>
Date:   Fri Oct 30 16:25:35 2026 +0100

    RISC-V: Fix bootstrap.
    
    Bohan's patch used __NORMAL_OP_TA2 | BINARY_OP_P but this causes a
    warning in shuffle_interleave_even_odd_patterns.  This patch just
    uses (unsigned) __NORMAL_OP_TA2 like in expand_const_vector_onestep.
    
            PR target/128319
    
    gcc/ChangeLog:
    
            * config/riscv/riscv-v.cc (shuffle_interleave_even_odd_patterns):
            Cast to unsigned.

Diff:
---
 gcc/config/riscv/riscv-v.cc | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/gcc/config/riscv/riscv-v.cc b/gcc/config/riscv/riscv-v.cc
index dd4c93992c13..726be0e001f4 100644
--- a/gcc/config/riscv/riscv-v.cc
+++ b/gcc/config/riscv/riscv-v.cc
@@ -3680,7 +3680,7 @@ shuffle_interleave_even_odd_patterns (struct 
expand_vec_perm_d *d)
   insn_code icode
     = code_for_xt_pred (even ? UNSPEC_XT_VILE : UNSPEC_XT_VILO, vmode);
 
-  emit_vlmax_insn (icode, __NORMAL_OP_TA2 | BINARY_OP_P, ops);
+  emit_vlmax_insn (icode, (unsigned) __NORMAL_OP_TA2 | BINARY_OP_P, ops);
 
   return true;
 }

Reply via email to