changeset 641193dca496 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=641193dca496
description:
cpus/isa: add a != operator for pcstate
diffstat:
src/arch/arm/types.hh | 6 ++++++
src/arch/generic/types.hh | 24 ++++++++++++++++++++++++
2 files changed, 30 insertions(+), 0 deletions(-)
diffs (71 lines):
diff -r 212e2449ee80 -r 641193dca496 src/arch/arm/types.hh
--- a/src/arch/arm/types.hh Sun Jun 19 21:43:33 2011 -0400
+++ b/src/arch/arm/types.hh Sun Jun 19 21:43:33 2011 -0400
@@ -433,6 +433,12 @@
_itstate == opc._itstate && _nextItstate == opc._nextItstate;
}
+ bool
+ operator != (const PCState &opc) const
+ {
+ return !(*this == opc);
+ }
+
void
serialize(std::ostream &os)
{
diff -r 212e2449ee80 -r 641193dca496 src/arch/generic/types.hh
--- a/src/arch/generic/types.hh Sun Jun 19 21:43:33 2011 -0400
+++ b/src/arch/generic/types.hh Sun Jun 19 21:43:33 2011 -0400
@@ -98,6 +98,12 @@
return _pc == opc._pc && _npc == opc._npc;
}
+ bool
+ operator != (const PCStateBase &opc) const
+ {
+ return !(*this == opc);
+ }
+
void
serialize(std::ostream &os)
{
@@ -235,6 +241,12 @@
_upc == opc._upc && _nupc == opc._nupc;
}
+ bool
+ operator != (const UPCState<MachInst> &opc) const
+ {
+ return !(*this == opc);
+ }
+
void
serialize(std::ostream &os)
{
@@ -310,6 +322,12 @@
_nnpc == opc._nnpc;
}
+ bool
+ operator != (const DelaySlotPCState<MachInst> &opc) const
+ {
+ return !(*this == opc);
+ }
+
void
serialize(std::ostream &os)
{
@@ -401,6 +419,12 @@
_upc == opc._upc && _nupc == opc._nupc;
}
+ bool
+ operator != (const DelaySlotUPCState<MachInst> &opc) const
+ {
+ return !(*this == opc);
+ }
+
void
serialize(std::ostream &os)
{
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev