changeset 7a9a7f2a3d46 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=7a9a7f2a3d46
description:
Ruby: Remove files and includes not in use
diffstat:
src/mem/protocol/MESI_CMP_directory-L1cache.sm | 1 -
src/mem/ruby/common/Address.hh | 1 -
src/mem/ruby/common/NetDest.cc | 1 -
src/mem/ruby/network/Topology.cc | 1 -
src/mem/ruby/network/simple/PerfectSwitch.cc | 1 -
src/mem/ruby/network/simple/SimpleNetwork.cc | 1 -
src/mem/ruby/network/simple/Switch.cc | 1 -
src/mem/ruby/network/simple/Throttle.cc | 1 -
src/mem/ruby/profiler/Profiler.cc | 1 -
src/mem/ruby/slicc_interface/AbstractEntry.hh | 1 -
src/mem/ruby/slicc_interface/RubySlicc_ComponentMapping.cc | 30 ------------
src/mem/ruby/slicc_interface/RubySlicc_ComponentMapping.hh | 1 -
src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.cc | 12 ----
src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.hh | 5 --
src/mem/ruby/slicc_interface/RubySlicc_Util.hh | 8 ---
src/mem/ruby/slicc_interface/SConscript | 1 -
src/mem/ruby/system/DirectoryMemory.cc | 28 -----------
src/mem/ruby/system/Sequencer.cc | 1 -
src/mem/ruby/system/System.hh | 2 -
19 files changed, 0 insertions(+), 98 deletions(-)
diffs (truncated from 305 to 300 lines):
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/protocol/MESI_CMP_directory-L1cache.sm
--- a/src/mem/protocol/MESI_CMP_directory-L1cache.sm Tue Aug 02 11:51:16
2011 -0700
+++ b/src/mem/protocol/MESI_CMP_directory-L1cache.sm Wed Aug 03 18:25:30
2011 -0500
@@ -130,7 +130,6 @@
MessageBuffer mandatoryQueue, ordered="false";
- int cache_state_to_int(State state);
int l2_select_low_bit, default="RubySystem::getBlockSizeBits()";
void set_cache_entry(AbstractCacheEntry a);
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/common/Address.hh
--- a/src/mem/ruby/common/Address.hh Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/common/Address.hh Wed Aug 03 18:25:30 2011 -0500
@@ -34,7 +34,6 @@
#include "base/hashmap.hh"
#include "mem/ruby/common/Global.hh"
-#include "mem/ruby/system/MachineID.hh"
#include "mem/ruby/system/NodeID.hh"
const int ADDRESS_WIDTH = 64; // address width in bytes
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/common/NetDest.cc
--- a/src/mem/ruby/common/NetDest.cc Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/common/NetDest.cc Wed Aug 03 18:25:30 2011 -0500
@@ -26,7 +26,6 @@
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
-#include "mem/protocol/Protocol.hh"
#include "mem/ruby/common/NetDest.hh"
NetDest::NetDest()
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/network/Topology.cc
--- a/src/mem/ruby/network/Topology.cc Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/network/Topology.cc Wed Aug 03 18:25:30 2011 -0500
@@ -30,7 +30,6 @@
#include "debug/RubyNetwork.hh"
#include "mem/protocol/MachineType.hh"
-#include "mem/protocol/Protocol.hh"
#include "mem/protocol/TopologyType.hh"
#include "mem/ruby/common/NetDest.hh"
#include "mem/ruby/network/BasicLink.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/network/simple/PerfectSwitch.cc
--- a/src/mem/ruby/network/simple/PerfectSwitch.cc Tue Aug 02 11:51:16
2011 -0700
+++ b/src/mem/ruby/network/simple/PerfectSwitch.cc Wed Aug 03 18:25:30
2011 -0500
@@ -29,7 +29,6 @@
#include <algorithm>
#include "debug/RubyNetwork.hh"
-#include "mem/protocol/Protocol.hh"
#include "mem/ruby/buffers/MessageBuffer.hh"
#include "mem/ruby/network/simple/PerfectSwitch.hh"
#include "mem/ruby/network/simple/SimpleNetwork.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/network/simple/SimpleNetwork.cc
--- a/src/mem/ruby/network/simple/SimpleNetwork.cc Tue Aug 02 11:51:16
2011 -0700
+++ b/src/mem/ruby/network/simple/SimpleNetwork.cc Wed Aug 03 18:25:30
2011 -0500
@@ -31,7 +31,6 @@
#include "base/stl_helpers.hh"
#include "mem/protocol/MachineType.hh"
-#include "mem/protocol/Protocol.hh"
#include "mem/protocol/TopologyType.hh"
#include "mem/ruby/buffers/MessageBuffer.hh"
#include "mem/ruby/common/NetDest.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/network/simple/Switch.cc
--- a/src/mem/ruby/network/simple/Switch.cc Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/network/simple/Switch.cc Wed Aug 03 18:25:30 2011 -0500
@@ -30,7 +30,6 @@
#include "base/stl_helpers.hh"
#include "mem/protocol/MessageSizeType.hh"
-#include "mem/protocol/Protocol.hh"
#include "mem/ruby/buffers/MessageBuffer.hh"
#include "mem/ruby/network/simple/PerfectSwitch.hh"
#include "mem/ruby/network/simple/SimpleNetwork.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/network/simple/Throttle.cc
--- a/src/mem/ruby/network/simple/Throttle.cc Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/network/simple/Throttle.cc Wed Aug 03 18:25:30 2011 -0500
@@ -30,7 +30,6 @@
#include "base/cprintf.hh"
#include "debug/RubyNetwork.hh"
-#include "mem/protocol/Protocol.hh"
#include "mem/ruby/buffers/MessageBuffer.hh"
#include "mem/ruby/network/simple/Throttle.hh"
#include "mem/ruby/network/Network.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/profiler/Profiler.cc
--- a/src/mem/ruby/profiler/Profiler.cc Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/profiler/Profiler.cc Wed Aug 03 18:25:30 2011 -0500
@@ -52,7 +52,6 @@
#include "base/stl_helpers.hh"
#include "base/str.hh"
#include "mem/protocol/MachineType.hh"
-#include "mem/protocol/Protocol.hh"
#include "mem/protocol/RubyRequest.hh"
#include "mem/ruby/network/Network.hh"
#include "mem/ruby/profiler/AddressProfiler.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/slicc_interface/AbstractEntry.hh
--- a/src/mem/ruby/slicc_interface/AbstractEntry.hh Tue Aug 02 11:51:16
2011 -0700
+++ b/src/mem/ruby/slicc_interface/AbstractEntry.hh Wed Aug 03 18:25:30
2011 -0500
@@ -66,4 +66,3 @@
}
#endif // __MEM_RUBY_SLICC_INTERFACE_ABSTRACTENTRY_HH__
-
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/slicc_interface/RubySlicc_ComponentMapping.cc
--- a/src/mem/ruby/slicc_interface/RubySlicc_ComponentMapping.cc Tue Aug
02 11:51:16 2011 -0700
+++ /dev/null Thu Jan 01 00:00:00 1970 +0000
@@ -1,30 +0,0 @@
-/*
- * Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- */
-
-#include "mem/ruby/slicc_interface/RubySlicc_ComponentMapping.hh"
-#include "mem/ruby/system/CacheMemory.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/slicc_interface/RubySlicc_ComponentMapping.hh
--- a/src/mem/ruby/slicc_interface/RubySlicc_ComponentMapping.hh Tue Aug
02 11:51:16 2011 -0700
+++ b/src/mem/ruby/slicc_interface/RubySlicc_ComponentMapping.hh Wed Aug
03 18:25:30 2011 -0500
@@ -34,7 +34,6 @@
#include "mem/ruby/common/Address.hh"
#include "mem/ruby/common/Global.hh"
#include "mem/ruby/common/NetDest.hh"
-#include "mem/ruby/common/Set.hh"
#include "mem/ruby/system/DirectoryMemory.hh"
#include "mem/ruby/system/MachineID.hh"
#include "mem/ruby/system/NodeID.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.cc
--- a/src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.cc Tue Aug
02 11:51:16 2011 -0700
+++ b/src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.cc Wed Aug
03 18:25:30 2011 -0500
@@ -26,7 +26,6 @@
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
-#include "mem/protocol/Protocol.hh"
#include "mem/ruby/common/Global.hh"
#include "mem/ruby/profiler/AddressProfiler.hh"
#include "mem/ruby/profiler/Profiler.hh"
@@ -37,17 +36,6 @@
using namespace std;
void
-profile_request(int cache_state, Directory_State directory_state,
- GenericRequestType request_type)
-{
- string requestStr = L1Cache_State_to_string(L1Cache_State(cache_state))+
- ":" +
- Directory_State_to_string(directory_state) + ":" +
- GenericRequestType_to_string(request_type);
- g_system_ptr->getProfiler()->profileRequest(requestStr);
-}
-
-void
profile_request(const string& L1CacheState, const string& L2CacheState,
const string& directoryState, const string& requestType)
{
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.hh
--- a/src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.hh Tue Aug
02 11:51:16 2011 -0700
+++ b/src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.hh Wed Aug
03 18:25:30 2011 -0500
@@ -36,9 +36,6 @@
#include <string>
#include "mem/protocol/AccessType.hh"
-#include "mem/protocol/Directory_State.hh"
-#include "mem/protocol/GenericRequestType.hh"
-#include "mem/protocol/L1Cache_State.hh"
#include "mem/ruby/common/Address.hh"
#include "mem/ruby/common/Global.hh"
#include "mem/ruby/profiler/Profiler.hh"
@@ -46,8 +43,6 @@
class Set;
-void profile_request(int cache_state, Directory_State directory_state,
- GenericRequestType request_type);
void profile_outstanding_persistent_request(int outstanding);
void profile_outstanding_request(int outstanding);
void profile_sharing(const Address& addr, AccessType type, NodeID requestor,
diff -r 3c641509bf3e -r 7a9a7f2a3d46
src/mem/ruby/slicc_interface/RubySlicc_Util.hh
--- a/src/mem/ruby/slicc_interface/RubySlicc_Util.hh Tue Aug 02 11:51:16
2011 -0700
+++ b/src/mem/ruby/slicc_interface/RubySlicc_Util.hh Wed Aug 03 18:25:30
2011 -0500
@@ -36,9 +36,7 @@
#include <cassert>
#include "mem/protocol/AccessType.hh"
-#include "mem/protocol/Directory_State.hh"
#include "mem/protocol/GenericRequestType.hh"
-#include "mem/protocol/L1Cache_State.hh"
#include "mem/protocol/MachineType.hh"
#include "mem/protocol/MessageSizeType.hh"
#include "mem/protocol/PrefetchBit.hh"
@@ -69,12 +67,6 @@
}
}
-inline int
-cache_state_to_int(L1Cache_State state)
-{
- return state;
-}
-
inline Time
get_time()
{
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/slicc_interface/SConscript
--- a/src/mem/ruby/slicc_interface/SConscript Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/slicc_interface/SConscript Wed Aug 03 18:25:30 2011 -0500
@@ -40,4 +40,3 @@
Source('AbstractCacheEntry.cc')
Source('RubyRequest.cc')
Source('RubySlicc_Profiler_interface.cc')
-Source('RubySlicc_ComponentMapping.cc')
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/system/DirectoryMemory.cc
--- a/src/mem/ruby/system/DirectoryMemory.cc Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/system/DirectoryMemory.cc Wed Aug 03 18:25:30 2011 -0500
@@ -184,34 +184,6 @@
return *entry;
}
-#if 0
-Directory_Entry&
-DirectoryMemory::lookup(PhysAddress address)
-{
- assert(isPresent(address));
- Index index = address.memoryModuleIndex();
-
- if (index < 0 || index > m_size) {
- WARN_EXPR(address.getAddress());
- WARN_EXPR(index);
- WARN_EXPR(m_size);
- ERROR_MSG("Directory Memory Assertion: accessing memory out of range");
- }
- Directory_Entry* entry = m_entries[index];
-
- // allocate the directory entry on demand.
- if (entry == NULL) {
- entry = new Directory_Entry;
- entry->getDataBlk().assign(m_ram->getBlockPtr(address));
-
- // store entry to the table
- m_entries[index] = entry;
- }
-
- return *entry;
-}
-#endif
-
void
DirectoryMemory::invalidateBlock(PhysAddress address)
{
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/system/Sequencer.cc
--- a/src/mem/ruby/system/Sequencer.cc Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/system/Sequencer.cc Wed Aug 03 18:25:30 2011 -0500
@@ -31,7 +31,6 @@
#include "cpu/testers/rubytest/RubyTester.hh"
#include "debug/MemoryAccess.hh"
#include "debug/ProtocolTrace.hh"
-#include "mem/protocol/Protocol.hh"
#include "mem/ruby/buffers/MessageBuffer.hh"
#include "mem/ruby/common/Global.hh"
#include "mem/ruby/common/SubBlock.hh"
diff -r 3c641509bf3e -r 7a9a7f2a3d46 src/mem/ruby/system/System.hh
--- a/src/mem/ruby/system/System.hh Tue Aug 02 11:51:16 2011 -0700
+++ b/src/mem/ruby/system/System.hh Wed Aug 03 18:25:30 2011 -0500
@@ -44,7 +44,6 @@
#include "sim/sim_object.hh"
class AbstractController;
-class AbstractMemory;
class CacheRecorder;
class MemoryVector;
class Network;
@@ -134,7 +133,6 @@
void registerNetwork(Network*);
void registerProfiler(Profiler*);
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
