-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/907/
-----------------------------------------------------------

Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and Nathan 
Binkert.


Summary
-------

CheckerCPU: Re-factor CheckerCPU to be compatible current state of gem5

Brings the CheckerCPU back to a functioning state allowing FS and SE mode
checking of the O3CPU. Lacking compatibility with checkpoints and
fast-forwarding currently. These changes have only been tested on the
ARM ISA.  Other ISAs should work, but some modification will be required.


Diffs
-----

  build_opts/ARM_wCHECKER_FS PRE-CREATION 
  build_opts/ARM_wCHECKER_SE PRE-CREATION 
  src/arch/arm/isa.cc 5fb918115c07 
  src/arch/arm/isa/insts/m5ops.isa 5fb918115c07 
  src/arch/arm/isa/insts/misc.isa 5fb918115c07 
  src/arch/arm/table_walker.hh 5fb918115c07 
  src/arch/arm/table_walker.cc 5fb918115c07 
  src/arch/arm/tlb.hh 5fb918115c07 
  src/arch/arm/tlb.cc 5fb918115c07 
  src/arch/arm/utility.cc 5fb918115c07 
  src/cpu/BaseCPU.py 5fb918115c07 
  src/cpu/CheckerCPU.py 5fb918115c07 
  src/cpu/base.cc 5fb918115c07 
  src/cpu/base_dyn_inst.hh 5fb918115c07 
  src/cpu/base_dyn_inst_impl.hh 5fb918115c07 
  src/cpu/checker/cpu.hh 5fb918115c07 
  src/cpu/checker/cpu.cc 5fb918115c07 
  src/cpu/checker/cpu_impl.hh 5fb918115c07 
  src/cpu/checker/thread_context.hh 5fb918115c07 
  src/cpu/o3/O3CPU.py 5fb918115c07 
  src/cpu/o3/O3Checker.py 5fb918115c07 
  src/cpu/o3/checker_builder.cc 5fb918115c07 
  src/cpu/o3/commit_impl.hh 5fb918115c07 
  src/cpu/o3/cpu.hh 5fb918115c07 
  src/cpu/o3/cpu.cc 5fb918115c07 
  src/cpu/o3/dyn_inst_impl.hh 5fb918115c07 
  src/cpu/o3/fetch_impl.hh 5fb918115c07 
  src/cpu/o3/iew_impl.hh 5fb918115c07 
  src/cpu/o3/lsq_unit_impl.hh 5fb918115c07 
  src/cpu/o3/thread_context.hh 5fb918115c07 
  src/cpu/o3/thread_context_impl.hh 5fb918115c07 
  src/cpu/simple_thread.hh 5fb918115c07 
  src/cpu/thread_context.hh 5fb918115c07 
  src/mem/bus.cc 5fb918115c07 
  src/mem/packet.hh 5fb918115c07 
  src/mem/packet.cc 5fb918115c07 

Diff: http://reviews.m5sim.org/r/907/diff


Testing
-------


Thanks,

Ali

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to