[gem5-dev] changeset in gem5: SE/FS: Build syscall_emul.cc in FS mode.

[Gabe Black]

changeset 81354d3836d4 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=81354d3836d4
description:
        SE/FS: Build syscall_emul.cc in FS mode.

diffstat:

 src/kern/SConscript |  6 +++---
 src/sim/SConscript  |  3 +--
 2 files changed, 4 insertions(+), 5 deletions(-)

diffs (40 lines):

diff -r f95b2a679eb0 -r 81354d3836d4 src/kern/SConscript
--- a/src/kern/SConscript       Sun Oct 30 02:30:55 2011 -0700
+++ b/src/kern/SConscript       Sun Oct 30 03:06:37 2011 -0700
@@ -33,6 +33,9 @@
 if env['TARGET_ISA'] == 'no':
     Return()
 
+Source('linux/linux.cc')
+Source('operatingsystem.cc')
+
 if env['FULL_SYSTEM']:
     Source('kernel_stats.cc')
     Source('system_events.cc')
@@ -50,6 +53,3 @@
         Source('tru64/tru64_events.cc')
         Source('tru64/tru64_syscalls.cc')
         DebugFlag('BADADDR')
-else:
-    Source('linux/linux.cc')
-    Source('operatingsystem.cc')
diff -r f95b2a679eb0 -r 81354d3836d4 src/sim/SConscript
--- a/src/sim/SConscript        Sun Oct 30 02:30:55 2011 -0700
+++ b/src/sim/SConscript        Sun Oct 30 03:06:37 2011 -0700
@@ -46,6 +46,7 @@
 Source('sim_object.cc')
 Source('simulate.cc')
 Source('stat_control.cc')
+Source('syscall_emul.cc')
 
 if env['TARGET_ISA'] != 'no':
     SimObject('Process.py')
@@ -60,8 +61,6 @@
 elif env['TARGET_ISA'] != 'no':
     Source('tlb.cc')
 
-    Source('syscall_emul.cc')
-
 DebugFlag('Checkpoint')
 DebugFlag('Config')
 DebugFlag('Event')
_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev