-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/1032/
-----------------------------------------------------------

(Updated Feb. 29, 2012, 8:56 a.m.)


Review request for Default.


Description
-------

CheckerCPU: Add function stubs to non-ARM ISA source to compile with CheckerCPU

Making the CheckerCPU a runtime time option requires the code to be compatible
with ISAs other than ARM.  This patch adds the appropriate function
stubs to allow compilation.


Diffs (updated)
-----

  src/arch/alpha/tlb.hh 56d011130987 
  src/arch/alpha/tlb.cc 56d011130987 
  src/arch/mips/tlb.hh 56d011130987 
  src/arch/mips/tlb.cc 56d011130987 
  src/arch/power/tlb.hh 56d011130987 
  src/arch/power/tlb.cc 56d011130987 
  src/arch/sparc/tlb.hh 56d011130987 
  src/arch/sparc/tlb.cc 56d011130987 
  src/arch/x86/tlb.hh 56d011130987 
  src/arch/x86/tlb.cc 56d011130987 
  src/cpu/checker/cpu.hh 56d011130987 
  src/cpu/checker/cpu_impl.hh 56d011130987 
  src/cpu/inorder/thread_context.hh 56d011130987 

Diff: http://reviews.gem5.org/r/1032/diff/


Testing
-------

Compiles for all ISAs.


Thanks,

Geoffrey Blake

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to